blob: bcb1a427e3225bd48eccc7581f7374cbe491ce2d [file] [log] [blame]
Jason Liubc5833c2011-12-29 06:34:19 +00001/*
2 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale i.MX6Q Sabre Lite board.
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation; either version 2 of
9 * the License, or (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
19 * MA 02111-1307 USA
20 */
21
22#ifndef __CONFIG_H
23#define __CONFIG_H
24
25#define CONFIG_MX6Q
26#define CONFIG_SYS_MX6_HCLK 24000000
27#define CONFIG_SYS_MX6_CLK32 32768
28#define CONFIG_DISPLAY_CPUINFO
29#define CONFIG_DISPLAY_BOARDINFO
30
31#include <asm/arch/imx-regs.h>
32
33#define CONFIG_CMDLINE_TAG
34#define CONFIG_SETUP_MEMORY_TAGS
35#define CONFIG_INITRD_TAG
36
37/* Size of malloc() pool */
38#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
39
40#define CONFIG_ARCH_CPU_INIT
41#define CONFIG_BOARD_EARLY_INIT_F
42#define CONFIG_MXC_GPIO
43
44#define CONFIG_MXC_UART
45#define CONFIG_MXC_UART_BASE UART2_BASE
46
Eric Nelson373a1d82012-01-31 07:52:05 +000047#define CONFIG_CMD_SF
48#ifdef CONFIG_CMD_SF
49#define CONFIG_SPI_FLASH
50#define CONFIG_SPI_FLASH_SST
51#define CONFIG_MXC_SPI
52#define CONFIG_SF_DEFAULT_SPEED 25000000
53#define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
54#endif
55
Jason Liubc5833c2011-12-29 06:34:19 +000056/* MMC Configs */
57#define CONFIG_FSL_ESDHC
58#define CONFIG_FSL_USDHC
59#define CONFIG_SYS_FSL_ESDHC_ADDR 0
60#define CONFIG_SYS_FSL_USDHC_NUM 2
61
62#define CONFIG_MMC
63#define CONFIG_CMD_MMC
64#define CONFIG_GENERIC_MMC
65#define CONFIG_CMD_FAT
66#define CONFIG_DOS_PARTITION
67
Jason Liu2af81e22012-01-12 22:56:16 +000068#define CONFIG_CMD_PING
69#define CONFIG_CMD_DHCP
70#define CONFIG_CMD_MII
71#define CONFIG_CMD_NET
72#define CONFIG_FEC_MXC
73#define CONFIG_MII
74#define IMX_FEC_BASE ENET_BASE_ADDR
75#define CONFIG_FEC_XCV_TYPE RGMII
76#define CONFIG_ETHPRIME "FEC"
77#define CONFIG_FEC_MXC_PHYADDR 6
78
Jason Liubc5833c2011-12-29 06:34:19 +000079/* allow to overwrite serial and ethaddr */
80#define CONFIG_ENV_OVERWRITE
81#define CONFIG_CONS_INDEX 1
82#define CONFIG_BAUDRATE 115200
83#define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
84
85/* Command definition */
86#include <config_cmd_default.h>
87
88#undef CONFIG_CMD_IMLS
Jason Liubc5833c2011-12-29 06:34:19 +000089
90#define CONFIG_BOOTDELAY 3
91
92#define CONFIG_LOADADDR 0x10800000
93#define CONFIG_SYS_TEXT_BASE 0x17800000
94
95#define CONFIG_EXTRA_ENV_SETTINGS \
96 "script=boot.scr\0" \
97 "uimage=uImage\0" \
98 "console=ttymxc3\0" \
Dirk Behme7e9603e2012-01-12 23:49:24 +000099 "fdt_high=0xffffffff\0" \
100 "initrd_high=0xffffffff\0" \
Jason Liubc5833c2011-12-29 06:34:19 +0000101 "mmcdev=0\0" \
102 "mmcpart=2\0" \
103 "mmcroot=/dev/mmcblk0p3 rootwait rw\0" \
104 "mmcargs=setenv bootargs console=${console},${baudrate} " \
105 "root=${mmcroot}\0" \
106 "loadbootscript=" \
107 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
108 "bootscript=echo Running bootscript from mmc ...; " \
109 "source\0" \
110 "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
111 "mmcboot=echo Booting from mmc ...; " \
112 "run mmcargs; " \
113 "bootm\0" \
114 "netargs=setenv bootargs console=${console},${baudrate} " \
115 "root=/dev/nfs " \
116 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
117 "netboot=echo Booting from net ...; " \
118 "run netargs; " \
119 "dhcp ${uimage}; bootm\0" \
120
121#define CONFIG_BOOTCOMMAND \
122 "mmc dev ${mmcdev};" \
123 "if mmc rescan ${mmcdev}; then " \
124 "if run loadbootscript; then " \
125 "run bootscript; " \
126 "else " \
127 "if run loaduimage; then " \
128 "run mmcboot; " \
129 "else run netboot; " \
130 "fi; " \
131 "fi; " \
132 "else run netboot; fi"
133
134#define CONFIG_ARP_TIMEOUT 200UL
135
136/* Miscellaneous configurable options */
137#define CONFIG_SYS_LONGHELP
138#define CONFIG_SYS_HUSH_PARSER
139#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
140#define CONFIG_SYS_PROMPT "MX6QSABRELITE U-Boot > "
141#define CONFIG_AUTO_COMPLETE
142#define CONFIG_SYS_CBSIZE 256
143
144/* Print Buffer Size */
145#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
146#define CONFIG_SYS_MAXARGS 16
147#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
148
149#define CONFIG_SYS_MEMTEST_START 0x10000000
150#define CONFIG_SYS_MEMTEST_END 0x10010000
151
152#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
153#define CONFIG_SYS_HZ 1000
154
155#define CONFIG_CMDLINE_EDITING
156#define CONFIG_STACKSIZE (128 * 1024)
157
158/* Physical Memory Map */
159#define CONFIG_NR_DRAM_BANKS 1
160#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
161#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
162
163#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
164#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
165#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
166
167#define CONFIG_SYS_INIT_SP_OFFSET \
168 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
169#define CONFIG_SYS_INIT_SP_ADDR \
170 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
171
172/* FLASH and environment organization */
173#define CONFIG_SYS_NO_FLASH
174
175#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
176#define CONFIG_ENV_SIZE (8 * 1024)
177#define CONFIG_ENV_IS_IN_MMC
178#define CONFIG_SYS_MMC_ENV_DEV 0
179
180#define CONFIG_OF_LIBFDT
181
182#endif /* __CONFIG_H */