blob: 40cf8ed51b615b637b18402284d7a4988e576917 [file] [log] [blame]
Stefan Roese5e7abce2010-09-11 09:31:43 +02001/*
2 * (C) Copyright 2010
3 * Stefan Roese, DENX Software Engineering, sr@denx.de.
4 *
Wolfgang Denk3765b3e2013-10-07 13:07:26 +02005 * SPDX-License-Identifier: GPL-2.0+
Stefan Roese5e7abce2010-09-11 09:31:43 +02006 */
7
8#ifndef _PPC405EZ_H_
9#define _PPC405EZ_H_
10
11#define CONFIG_NAND_NDFC
12
Stefan Roeseafabb492010-09-12 06:21:37 +020013/* Memory mapped register */
Stefan Roese550650d2010-09-20 16:05:31 +020014#define CONFIG_SYS_PERIPHERAL_BASE 0xef600000 /* Internal Peripherals */
15
16#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_PERIPHERAL_BASE + 0x0300)
17#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_PERIPHERAL_BASE + 0x0400)
18
19#define GPIO0_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x0700)
20#define GPIO1_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x0800)
Stefan Roeseafabb492010-09-12 06:21:37 +020021
22/* DCR register */
23#define OCM0_PLBCR1 0x0020 /* OCM PLB3 Bank 1 Config */
24#define OCM0_PLBCR2 0x0021 /* OCM PLB3 Bank 2 Config */
25#define OCM0_PLBBEAR 0x0022 /* OCM PLB3 Bus Error Add */
26#define OCM0_DSRC1 0x0028 /* OCM D-side Bank 1 Config */
27#define OCM0_DSRC2 0x0029 /* OCM D-side Bank 2 Config */
28#define OCM0_ISRC1 0x002A /* OCM I-side Bank 1Config */
29#define OCM0_ISRC2 0x002B /* OCM I-side Bank 2 Config */
30#define OCM0_DISDPC 0x002C /* OCM D-/I-side Data Par Chk */
31
32/* SDR register */
33#define SDR0_NAND0 0x4000
34#define SDR0_ULTRA0 0x4040
35#define SDR0_ULTRA1 0x4050
36#define SDR0_ICINTSTAT 0x4510
37
38/* CPR register */
39#define CPR0_PRIMAD 0x0080
40#define CPR0_PERD0 0x00e0
41#define CPR0_PERD1 0x00e1
42#define CPR0_PERC0 0x0180
43
Stefan Roese5e7abce2010-09-11 09:31:43 +020044#define MAL_DCR_BASE 0x380
45
Stefan Roeseafabb492010-09-12 06:21:37 +020046#define SDR_NAND0_NDEN 0x80000000
47#define SDR_NAND0_NDBTEN 0x40000000
48#define SDR_NAND0_NDBADR_MASK 0x30000000
49#define SDR_NAND0_NDBPG_MASK 0x0f000000
50#define SDR_NAND0_NDAREN 0x00800000
51#define SDR_NAND0_NDRBEN 0x00400000
52
53#define SDR_ULTRA0_NDGPIOBP 0x80000000
54#define SDR_ULTRA0_CSN_MASK 0x78000000
55#define SDR_ULTRA0_CSNSEL0 0x40000000
56#define SDR_ULTRA0_CSNSEL1 0x20000000
57#define SDR_ULTRA0_CSNSEL2 0x10000000
58#define SDR_ULTRA0_CSNSEL3 0x08000000
59#define SDR_ULTRA0_EBCRDYEN 0x04000000
60#define SDR_ULTRA0_SPISSINEN 0x02000000
61#define SDR_ULTRA0_NFSRSTEN 0x01000000
62
63#define SDR_ULTRA1_LEDNENABLE 0x40000000
64
65#define SDR_ICRX_STAT 0x80000000
66#define SDR_ICTX0_STAT 0x40000000
67#define SDR_ICTX1_STAT 0x20000000
68
69#define CPR_CLKUPD_ENPLLCH_EN 0x40000000 /* Enable CPR PLL Changes */
70#define CPR_CLKUPD_ENDVCH_EN 0x20000000 /* Enable CPR Sys. Div. Changes */
71#define CPR_PERD0_SPIDV_MASK 0x000F0000 /* SPI Clock Divider */
72
73#define PLLC_SRC_MASK 0x20000000 /* PLL feedback source */
74
75#define PLLD_FBDV_MASK 0x1F000000 /* PLL feedback divider value */
76#define PLLD_FWDVA_MASK 0x000F0000 /* PLL forward divider A value */
77#define PLLD_FWDVB_MASK 0x00000700 /* PLL forward divider B value */
78
79#define PRIMAD_CPUDV_MASK 0x0F000000 /* CPU Clock Divisor Mask */
80#define PRIMAD_PLBDV_MASK 0x000F0000 /* PLB Clock Divisor Mask */
81#define PRIMAD_OPBDV_MASK 0x00000F00 /* OPB Clock Divisor Mask */
82#define PRIMAD_EBCDV_MASK 0x0000000F /* EBC Clock Divisor Mask */
83
84#define PERD0_PWMDV_MASK 0xFF000000 /* PWM Divider Mask */
85#define PERD0_SPIDV_MASK 0x000F0000 /* SPI Divider Mask */
86#define PERD0_U0DV_MASK 0x0000FF00 /* UART 0 Divider Mask */
87#define PERD0_U1DV_MASK 0x000000FF /* UART 1 Divider Mask */
88
Stefan Roese5e7abce2010-09-11 09:31:43 +020089#endif /* _PPC405EZ_H_ */