blob: d0ceae24f72f63f9007c0979b23c55ead0da6d83 [file] [log] [blame]
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +05301/*
2 * Copyright 2016 Freescale Semiconductor, Inc.
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef __LS1012ARDB_H__
8#define __LS1012ARDB_H__
9
10#include "ls1012a_common.h"
11
Shengzhou Liub9e745b2016-08-26 18:30:39 +080012/* DDR */
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053013#define CONFIG_DIMM_SLOTS_PER_CTLR 1
14#define CONFIG_CHIP_SELECTS_PER_CTRL 1
15#define CONFIG_NR_DRAM_BANKS 2
16#define CONFIG_SYS_SDRAM_SIZE 0x40000000
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053017#define CONFIG_CMD_MEMINFO
18#define CONFIG_CMD_MEMTEST
19#define CONFIG_SYS_MEMTEST_START 0x80000000
20#define CONFIG_SYS_MEMTEST_END 0x9fffffff
21
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053022
23/*
24 * I2C IO expander
25 */
26
Yangbo Lu481fb012017-12-08 15:35:35 +080027#define I2C_MUX_IO_ADDR 0x24
28#define I2C_MUX_IO_0 0
29#define I2C_MUX_IO_1 1
30#define SW_BOOT_MASK 0x03
31#define SW_BOOT_EMU 0x02
32#define SW_BOOT_BANK1 0x00
33#define SW_BOOT_BANK2 0x01
34#define SW_REV_MASK 0xF8
35#define SW_REV_A 0xF8
36#define SW_REV_B 0xF0
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053037
38/* MMC */
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053039#ifdef CONFIG_MMC
40#define CONFIG_FSL_ESDHC
41#define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053042#endif
43
44/* SATA */
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053045#define CONFIG_SCSI_AHCI_PLAT
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053046
47#define CONFIG_SYS_SATA AHCI_BASE_ADDR
48
49#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
50#define CONFIG_SYS_SCSI_MAX_LUN 1
51#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
52 CONFIG_SYS_SCSI_MAX_LUN)
Prabhakar Kushwaha9e0bb4c2016-12-26 12:15:08 +053053
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053054#define CONFIG_PCIE1 /* PCIE controller 1 */
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053055
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053056#define CONFIG_PCI_SCAN_SHOW
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +053057
58#define CONFIG_CMD_MEMINFO
59#define CONFIG_CMD_MEMTEST
60#define CONFIG_SYS_MEMTEST_START 0x80000000
61#define CONFIG_SYS_MEMTEST_END 0x9fffffff
62
Rajesh Bhagata81357a2017-11-30 16:44:38 +053063#undef CONFIG_EXTRA_ENV_SETTINGS
64#define CONFIG_EXTRA_ENV_SETTINGS \
65 "verify=no\0" \
66 "fdt_high=0xffffffffffffffff\0" \
67 "initrd_high=0xffffffffffffffff\0" \
68 "fdt_addr=0x00f00000\0" \
69 "kernel_addr=0x01000000\0" \
70 "scriptaddr=0x80000000\0" \
71 "fdtheader_addr_r=0x80100000\0" \
72 "kernelheader_addr_r=0x80200000\0" \
73 "kernel_addr_r=0x81000000\0" \
74 "fdt_addr_r=0x90000000\0" \
75 "load_addr=0xa0000000\0" \
76 "kernel_size=0x2800000\0" \
77 "console=ttyS0,115200\0" \
78 BOOTENV \
79 "boot_scripts=ls1012ardb_boot.scr\0" \
80 "scan_dev_for_boot_part=" \
81 "part list ${devtype} ${devnum} devplist; " \
82 "env exists devplist || setenv devplist 1; " \
83 "for distro_bootpart in ${devplist}; do " \
84 "if fstype ${devtype} " \
85 "${devnum}:${distro_bootpart} " \
86 "bootfstype; then " \
87 "run scan_dev_for_boot; " \
88 "fi; " \
89 "done\0" \
90 "scan_dev_for_boot=" \
91 "echo Scanning ${devtype} " \
92 "${devnum}:${distro_bootpart}...; " \
93 "for prefix in ${boot_prefixes}; do " \
94 "run scan_dev_for_scripts; " \
95 "done;" \
96 "\0" \
97 "installer=load mmc 0:2 $load_addr " \
98 "/flex_installer_arm64.itb; " \
99 "bootm $load_addr#$board\0" \
100 "qspi_bootcmd=echo Trying load from qspi..;" \
101 "sf probe && sf read $load_addr " \
102 "$kernel_addr $kernel_size && bootm $load_addr#$board\0"
103
104#undef CONFIG_BOOTCOMMAND
105#define CONFIG_BOOTCOMMAND "run distro_bootcmd;run qspi_bootcmd"
Vinitha Pillai-B5722311d14bf2017-03-23 13:48:20 +0530106
107#include <asm/fsl_secure_boot.h>
108
Prabhakar Kushwaha3b6e3892016-06-03 18:41:35 +0530109#endif /* __LS1012ARDB_H__ */