blob: 7f6db3cf371648ed5658efc120039416ebb0eef5 [file] [log] [blame]
Steve Sakomand34efc72010-06-08 13:07:46 -07001/*
2 *
Sricharan508a58f2011-11-15 09:49:55 -05003 * Common functions for OMAP4/5 based boards
Steve Sakomand34efc72010-06-08 13:07:46 -07004 *
5 * (C) Copyright 2010
6 * Texas Instruments, <www.ti.com>
7 *
8 * Author :
9 * Aneesh V <aneesh@ti.com>
10 * Steve Sakoman <steve@sakoman.com>
11 *
Wolfgang Denk1a459662013-07-08 09:37:19 +020012 * SPDX-License-Identifier: GPL-2.0+
Steve Sakomand34efc72010-06-08 13:07:46 -070013 */
14#include <common.h>
Lokesh Vutla01fe1192017-05-05 13:45:27 +053015#include <debug_uart.h>
Tom Rini47f7bca2012-08-13 12:03:19 -070016#include <spl.h>
Steve Sakomand34efc72010-06-08 13:07:46 -070017#include <asm/arch/sys_proto.h>
Alexey Brodkin1ace4022014-02-26 17:47:58 +040018#include <linux/sizes.h>
Sricharanbb772a52011-11-15 09:50:00 -050019#include <asm/emif.h>
SRICHARAN R01b753f2013-02-04 04:22:00 +000020#include <asm/omap_common.h>
Lokesh Vutlad4d986e2013-02-12 01:33:45 +000021#include <linux/compiler.h>
R Sricharande63ac22013-03-04 20:04:45 +000022#include <asm/system.h>
23
Nishanth Menon93e35682010-11-19 11:19:40 -050024DECLARE_GLOBAL_DATA_PTR;
25
Aneesh V469ec1e2011-07-21 09:10:01 -040026void do_set_mux(u32 base, struct pad_conf_entry const *array, int size)
27{
28 int i;
29 struct pad_conf_entry *pad = (struct pad_conf_entry *) array;
30
31 for (i = 0; i < size; i++, pad++)
32 writew(pad->val, base + pad->offset);
33}
34
Aneesh V469ec1e2011-07-21 09:10:01 -040035static void set_mux_conf_regs(void)
36{
Sricharan508a58f2011-11-15 09:49:55 -050037 switch (omap_hw_init_context()) {
Aneesh V469ec1e2011-07-21 09:10:01 -040038 case OMAP_INIT_CONTEXT_SPL:
Paul Kocialkowski3ef56e62016-02-27 19:18:56 +010039 set_muxconf_regs();
Aneesh V469ec1e2011-07-21 09:10:01 -040040 break;
41 case OMAP_INIT_CONTEXT_UBOOT_AFTER_SPL:
Aneesh V469ec1e2011-07-21 09:10:01 -040042 break;
43 case OMAP_INIT_CONTEXT_UBOOT_FROM_NOR:
44 case OMAP_INIT_CONTEXT_UBOOT_AFTER_CH:
Paul Kocialkowski3ef56e62016-02-27 19:18:56 +010045 set_muxconf_regs();
Aneesh V469ec1e2011-07-21 09:10:01 -040046 break;
47 }
48}
49
Sricharan508a58f2011-11-15 09:49:55 -050050u32 cortex_rev(void)
Aneesh Vad577c82011-07-21 09:10:04 -040051{
52
53 unsigned int rev;
54
55 /* Read Main ID Register (MIDR) */
56 asm ("mrc p15, 0, %0, c0, c0, 0" : "=r" (rev));
57
58 return rev;
59}
60
Tom Rini0ac6db22013-05-31 10:44:23 -040061static void omap_rev_string(void)
Aneesh Vad577c82011-07-21 09:10:04 -040062{
Sricharan508a58f2011-11-15 09:49:55 -050063 u32 omap_rev = omap_revision();
Lokesh Vutlade626882013-02-12 21:29:03 +000064 u32 soc_variant = (omap_rev & 0xF0000000) >> 28;
Sricharan508a58f2011-11-15 09:49:55 -050065 u32 omap_variant = (omap_rev & 0xFFFF0000) >> 16;
66 u32 major_rev = (omap_rev & 0x00000F00) >> 8;
67 u32 minor_rev = (omap_rev & 0x000000F0) >> 4;
Aneesh Vad577c82011-07-21 09:10:04 -040068
Daniel Allred47c331e2016-05-19 19:10:52 -050069 const char *sec_s;
70
71 switch (get_device_type()) {
72 case TST_DEVICE:
73 sec_s = "TST";
74 break;
75 case EMU_DEVICE:
76 sec_s = "EMU";
77 break;
78 case HS_DEVICE:
79 sec_s = "HS";
80 break;
81 case GP_DEVICE:
82 sec_s = "GP";
83 break;
84 default:
85 sec_s = "?";
86 }
87
Lokesh Vutlade626882013-02-12 21:29:03 +000088 if (soc_variant)
89 printf("OMAP");
90 else
91 printf("DRA");
Daniel Allred47c331e2016-05-19 19:10:52 -050092 printf("%x-%s ES%x.%x\n", omap_variant, sec_s, major_rev, minor_rev);
Aneesh Vad577c82011-07-21 09:10:04 -040093}
94
Sricharan78f455c2011-11-15 09:50:03 -050095#ifdef CONFIG_SPL_BUILD
Tom Rini861a86f2012-08-13 11:37:56 -070096void spl_display_print(void)
97{
98 omap_rev_string();
99}
Sricharan78f455c2011-11-15 09:50:03 -0500100#endif
101
Lokesh Vutlad4d986e2013-02-12 01:33:45 +0000102void __weak srcomp_enable(void)
103{
104}
105
Kipisz, Stevend88d6c82016-02-24 12:30:57 -0600106/**
107 * do_board_detect() - Detect board description
108 *
109 * Function to detect board description. This is expected to be
110 * overridden in the SoC family board file where desired.
111 */
112void __weak do_board_detect(void)
113{
114}
115
Keerthy61462cd2016-05-24 11:45:05 +0530116/**
117 * vcores_init() - Assign omap_vcores based on board
118 *
119 * Function to pick the vcores based on board. This is expected to be
120 * overridden in the SoC family board file where desired.
121 */
122void __weak vcores_init(void)
123{
124}
125
Lokesh Vutlae850ed82016-03-07 14:49:54 +0530126void s_init(void)
127{
128}
129
130/**
131 * early_system_init - Does Early system initialization.
132 *
133 * Does early system init of watchdog, muxing, andclocks
Aneesh V469ec1e2011-07-21 09:10:01 -0400134 * Watchdog disable is done always. For the rest what gets done
Lokesh Vutlae850ed82016-03-07 14:49:54 +0530135 * depends on the boot mode in which this function is executed when
136 * 1. SPL running from SRAM
137 * 2. U-Boot running from FLASH
138 * 3. U-Boot loaded to SDRAM by SPL
139 * 4. U-Boot loaded to SDRAM by ROM code using the
Aneesh V469ec1e2011-07-21 09:10:01 -0400140 * Configuration Header feature
141 * Please have a look at the respective functions to see what gets
142 * done in each of these cases
143 * This function is called with SRAM stack.
Steve Sakomand34efc72010-06-08 13:07:46 -0700144 */
Lokesh Vutlae850ed82016-03-07 14:49:54 +0530145void early_system_init(void)
Steve Sakomand34efc72010-06-08 13:07:46 -0700146{
Sricharan508a58f2011-11-15 09:49:55 -0500147 init_omap_revision();
SRICHARAN R01b753f2013-02-04 04:22:00 +0000148 hw_data_init();
149
Lokesh Vutla38f25b12012-05-29 19:26:43 +0000150#ifdef CONFIG_SPL_BUILD
Lokesh Vutla663f6fc2016-07-12 14:47:41 +0530151 if (warm_reset())
Lokesh Vutla38f25b12012-05-29 19:26:43 +0000152 force_emif_self_refresh();
153#endif
Steve Sakomand34efc72010-06-08 13:07:46 -0700154 watchdog_init();
Aneesh V469ec1e2011-07-21 09:10:01 -0400155 set_mux_conf_regs();
Aneesh Vbcae7212011-07-21 09:10:21 -0400156#ifdef CONFIG_SPL_BUILD
Lokesh Vutlad4d986e2013-02-12 01:33:45 +0000157 srcomp_enable();
Aneesh V4ecfcfa2011-09-08 11:05:56 -0400158 do_io_settings();
Aneesh Vbcae7212011-07-21 09:10:21 -0400159#endif
Kipisz, Steven93e62532016-02-24 12:30:52 -0600160 setup_early_clocks();
Kipisz, Stevend88d6c82016-02-24 12:30:57 -0600161 do_board_detect();
Keerthy61462cd2016-05-24 11:45:05 +0530162 vcores_init();
Lokesh Vutla01fe1192017-05-05 13:45:27 +0530163#ifdef CONFIG_DEBUG_UART_OMAP
164 debug_uart_init();
165#endif
Aneesh V37768012011-07-21 09:10:07 -0400166 prcm_init();
Simon Glass7ae83502015-03-03 08:03:02 -0700167}
168
Aneesh Vbcae7212011-07-21 09:10:21 -0400169#ifdef CONFIG_SPL_BUILD
Simon Glass7ae83502015-03-03 08:03:02 -0700170void board_init_f(ulong dummy)
171{
Lokesh Vutlae850ed82016-03-07 14:49:54 +0530172 early_system_init();
Lokesh Vutla7b922522014-08-04 19:42:24 +0530173#ifdef CONFIG_BOARD_EARLY_INIT_F
174 board_early_init_f();
175#endif
Aneesh Vbcae7212011-07-21 09:10:21 -0400176 /* For regular u-boot sdram_init() is called from dram_init() */
177 sdram_init();
Lokesh Vutla86282792017-04-18 17:27:24 +0530178 gd->ram_size = omap_sdram_size();
Steve Sakomand34efc72010-06-08 13:07:46 -0700179}
Simon Glass7ae83502015-03-03 08:03:02 -0700180#endif
Steve Sakomand34efc72010-06-08 13:07:46 -0700181
Lokesh Vutlae850ed82016-03-07 14:49:54 +0530182int arch_cpu_init_dm(void)
183{
184 early_system_init();
185 return 0;
186}
187
Steve Sakomand34efc72010-06-08 13:07:46 -0700188/*
189 * Routine: wait_for_command_complete
190 * Description: Wait for posting to finish on watchdog
191 */
192void wait_for_command_complete(struct watchdog *wd_base)
193{
194 int pending = 1;
195 do {
196 pending = readl(&wd_base->wwps);
197 } while (pending);
198}
199
200/*
201 * Routine: watchdog_init
202 * Description: Shut down watch dogs
203 */
204void watchdog_init(void)
205{
206 struct watchdog *wd2_base = (struct watchdog *)WDT2_BASE;
207
208 writel(WD_UNLOCK1, &wd2_base->wspr);
209 wait_for_command_complete(wd2_base);
210 writel(WD_UNLOCK2, &wd2_base->wspr);
211}
212
Aneesh V7ca3f9c2010-09-12 10:32:55 +0530213
214/*
215 * This function finds the SDRAM size available in the system
216 * based on DMM section configurations
217 * This is needed because the size of memory installed may be
218 * different on different versions of the board
219 */
Sricharan508a58f2011-11-15 09:49:55 -0500220u32 omap_sdram_size(void)
Aneesh V7ca3f9c2010-09-12 10:32:55 +0530221{
SRICHARAN Re06e9142012-05-17 00:12:06 +0000222 u32 section, i, valid;
223 u64 sdram_start = 0, sdram_end = 0, addr,
Lokesh Vutlad7630da2014-05-12 13:49:33 +0530224 size, total_size = 0, trap_size = 0, trap_start = 0;
Sricharanbb772a52011-11-15 09:50:00 -0500225
Aneesh V7ca3f9c2010-09-12 10:32:55 +0530226 for (i = 0; i < 4; i++) {
Sricharanbb772a52011-11-15 09:50:00 -0500227 section = __raw_readl(DMM_BASE + i*4);
SRICHARAN Re06e9142012-05-17 00:12:06 +0000228 valid = (section & EMIF_SDRC_ADDRSPC_MASK) >>
229 (EMIF_SDRC_ADDRSPC_SHIFT);
Sricharanbb772a52011-11-15 09:50:00 -0500230 addr = section & EMIF_SYS_ADDR_MASK;
SRICHARAN Re06e9142012-05-17 00:12:06 +0000231
Aneesh V7ca3f9c2010-09-12 10:32:55 +0530232 /* See if the address is valid */
Tom Rini939911a2014-05-16 13:02:24 -0400233 if ((addr >= TI_ARMV7_DRAM_ADDR_SPACE_START) &&
234 (addr < TI_ARMV7_DRAM_ADDR_SPACE_END)) {
Sricharanbb772a52011-11-15 09:50:00 -0500235 size = ((section & EMIF_SYS_SIZE_MASK) >>
236 EMIF_SYS_SIZE_SHIFT);
237 size = 1 << size;
238 size *= SZ_16M;
SRICHARAN Re06e9142012-05-17 00:12:06 +0000239
240 if (valid != DMM_SDRC_ADDR_SPC_INVALID) {
241 if (!sdram_start || (addr < sdram_start))
242 sdram_start = addr;
243 if (!sdram_end || ((addr + size) > sdram_end))
244 sdram_end = addr + size;
245 } else {
246 trap_size = size;
Lokesh Vutlad7630da2014-05-12 13:49:33 +0530247 trap_start = addr;
SRICHARAN Re06e9142012-05-17 00:12:06 +0000248 }
Aneesh V7ca3f9c2010-09-12 10:32:55 +0530249 }
250 }
Lokesh Vutlad7630da2014-05-12 13:49:33 +0530251
252 if ((trap_start >= sdram_start) && (trap_start < sdram_end))
253 total_size = (sdram_end - sdram_start) - (trap_size);
254 else
255 total_size = sdram_end - sdram_start;
Sricharanbb772a52011-11-15 09:50:00 -0500256
Aneesh V7ca3f9c2010-09-12 10:32:55 +0530257 return total_size;
258}
259
260
Steve Sakomand34efc72010-06-08 13:07:46 -0700261/*
262 * Routine: dram_init
263 * Description: sets uboots idea of sdram size
264 */
265int dram_init(void)
266{
Aneesh V2ae610f2011-07-21 09:10:09 -0400267 sdram_init();
Sricharan508a58f2011-11-15 09:49:55 -0500268 gd->ram_size = omap_sdram_size();
Steve Sakomand34efc72010-06-08 13:07:46 -0700269 return 0;
270}
271
272/*
273 * Print board information
274 */
275int checkboard(void)
276{
277 puts(sysinfo.board_string);
278 return 0;
279}
280
Masahiro Yamada365475e2014-02-13 18:30:26 +0900281#if defined(CONFIG_DISPLAY_CPUINFO)
Sricharan508a58f2011-11-15 09:49:55 -0500282/*
283 * Print CPU information
284 */
285int print_cpuinfo(void)
Aneesh V8b457fa2011-06-16 23:30:52 +0000286{
Andreas Müller761ca312012-01-04 15:26:24 +0000287 puts("CPU : ");
288 omap_rev_string();
Sricharan508a58f2011-11-15 09:49:55 -0500289
290 return 0;
291}
Masahiro Yamada365475e2014-02-13 18:30:26 +0900292#endif