Blame - arch/powerpc/Kconfig - platform/external/u-boot

blob: 0fc4ceda000d3707ffd4ea8fcfa2dcead3c27c57 [file] [log] [blame]

Masahiro Yamada	dd84058	2014-07-30 14:08:14 +0900	[diff] [blame]	1	menu "PowerPC architecture"
				2	depends on PPC
				3
				4	config SYS_ARCH
Masahiro Yamada	dd84058	2014-07-30 14:08:14 +0900	[diff] [blame]	5	default "powerpc"
				6
				7	choice
				8	prompt "CPU select"
Joe Hershberger	a26cd04	2015-05-12 14:46:23 -0500	[diff] [blame]	9	optional
Masahiro Yamada	dd84058	2014-07-30 14:08:14 +0900	[diff] [blame]	10
Masahiro Yamada	dd84058	2014-07-30 14:08:14 +0900	[diff] [blame]	11	config MPC83xx
				12	bool "MPC83xx"
Masahiro Yamada	a350c6a	2015-07-15 20:59:29 +0900	[diff] [blame]	13	select CREATE_ARCH_SYMLINK
York Sun	2c2e2c9	2016-12-28 08:43:30 -0800	[diff] [blame]	14	select SYS_FSL_HAS_SEC
York Sun	90b8038	2016-12-28 08:43:31 -0800	[diff] [blame]	15	select SYS_FSL_SEC_BE
York Sun	2c2e2c9	2016-12-28 08:43:30 -0800	[diff] [blame]	16	select SYS_FSL_SEC_COMPAT_2
Masahiro Yamada	dd84058	2014-07-30 14:08:14 +0900	[diff] [blame]	17
				18	config MPC85xx
				19	bool "MPC85xx"
Masahiro Yamada	a350c6a	2015-07-15 20:59:29 +0900	[diff] [blame]	20	select CREATE_ARCH_SYMLINK
York Sun	d26e34c	2016-12-28 08:43:40 -0800	[diff] [blame]	21	select SYS_FSL_DDR
				22	select SYS_FSL_DDR_BE
Tom Rini	923a855	2022-07-23 13:05:09 -0400	[diff] [blame]	23	select SYS_FSL_IFC_BE
Pali Rohár	5af42ea	2022-08-03 13:24:42 +0200	[diff] [blame]	24	select BINMAN if MPC85XX_HAVE_RESET_VECTOR && OF_SEPARATE
Simon Glass	551c393	2017-05-17 03:25:25 -0600	[diff] [blame]	25	imply CMD_HASH
Simon Glass	1b33089	2017-05-17 03:25:39 -0600	[diff] [blame]	26	imply CMD_IRQ
Michal Simek	58008cb	2018-07-23 15:55:15 +0200	[diff] [blame]	27	imply USB_EHCI_HCD if USB
Masahiro Yamada	dd84058	2014-07-30 14:08:14 +0900	[diff] [blame]	28
Christophe Leroy	ee1e600	2018-03-16 17:20:41 +0100	[diff] [blame]	29	config MPC8xx
Christophe Leroy	907208c	2017-07-06 10:23:22 +0200	[diff] [blame]	30	bool "MPC8xx"
Christophe Leroy	b3ede33	2018-03-16 17:20:51 +0100	[diff] [blame]	31	select BOARD_EARLY_INIT_F
Christophe Leroy	fa37922	2017-08-04 16:34:40 -0600	[diff] [blame]	32	imply CMD_REGINFO
Stefan Roese	f3729ba	2019-04-11 15:58:46 +0200	[diff] [blame]	33	imply WDT_MPC8xx
Christophe Leroy	907208c	2017-07-06 10:23:22 +0200	[diff] [blame]	34
Masahiro Yamada	dd84058	2014-07-30 14:08:14 +0900	[diff] [blame]	35	endchoice
				36
Tom Rini	d58d066	2022-11-19 18:45:12 -0500	[diff] [blame]	37	config FSL_LBC
				38	def_bool y
				39	depends on (MPC85xx \|\| MPC83xx) && !FSL_IFC
				40
Mario Six	93de253	2019-01-21 09:17:56 +0100	[diff] [blame]	41	config HIGH_BATS
				42	bool "Enable high BAT registers"
				43	help
				44	Enable BATs (block address translation registers) 4-7 on machines
				45	that support them.
				46
Tom Rini	d3d0b5b	2022-10-28 20:26:55 -0400	[diff] [blame]	47	config SYS_INIT_RAM_LOCK
				48	bool "Lock some portion of L1 for initial ram stack"
				49	depends on MPC83xx \|\| MPC85xx
				50
Tom Rini	97396cc	2022-11-16 13:10:39 -0500	[diff] [blame]	51	config SYS_SRIO
				52	bool "Serial RapidIO support"
				53
				54	config SRIO1
				55	bool "Board has SRIO 1 port available"
				56	depends on SYS_SRIO
				57
				58	config SRIO2
				59	bool "Board has SRIO 2 port available"
				60	depends on SYS_SRIO
				61
				62	config SRIO_PCIE_BOOT_MASTER
				63	bool "Board can support master function for Boot from SRIO and PCIE"
				64	depends on SYS_SRIO
				65
Masahiro Yamada	dd84058	2014-07-30 14:08:14 +0900	[diff] [blame]	66	source "arch/powerpc/cpu/mpc83xx/Kconfig"
				67	source "arch/powerpc/cpu/mpc85xx/Kconfig"
Christophe Leroy	907208c	2017-07-06 10:23:22 +0200	[diff] [blame]	68	source "arch/powerpc/cpu/mpc8xx/Kconfig"
Rasmus Villemoes	729c1fe	2021-04-21 11:16:03 +0200	[diff] [blame]	69	source "arch/powerpc/lib/Kconfig"
Masahiro Yamada	dd84058	2014-07-30 14:08:14 +0900	[diff] [blame]	70
				71	endmenu