blob: da8a664792c3fde9736e2cc41b6cdd1cb24a9c86 [file] [log] [blame]
wdenkf4675562002-10-02 14:20:15 +00001/*
Wolfgang Denk29f8f582008-08-09 23:17:32 +02002 * (C) Copyright 2000-2008
wdenkf4675562002-10-02 14:20:15 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_MPC860 1 /* This is a MPC860 CPU */
37#define CONFIG_TQM860L 1 /* ...on a TQM8xxL module */
38
Wolfgang Denk2ae18242010-10-06 09:05:45 +020039#define CONFIG_SYS_TEXT_BASE 0x40000000
40
wdenkf4675562002-10-02 14:20:15 +000041#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
Wolfgang Denk3cb7a482009-07-28 22:13:52 +020042#define CONFIG_SYS_SMC_RXBUFLEN 128
43#define CONFIG_SYS_MAXIDLE 10
wdenkf4675562002-10-02 14:20:15 +000044#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
45
wdenkae3af052003-08-07 22:18:11 +000046#define CONFIG_BOOTCOUNT_LIMIT
wdenkf4675562002-10-02 14:20:15 +000047
wdenkae3af052003-08-07 22:18:11 +000048#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
wdenkf4675562002-10-02 14:20:15 +000049
50#define CONFIG_BOARD_TYPES 1 /* support board types */
51
52#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +010053 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
wdenk6aff3112002-12-17 01:51:00 +000054 "echo"
wdenkf4675562002-10-02 14:20:15 +000055
56#undef CONFIG_BOOTARGS
wdenk6aff3112002-12-17 01:51:00 +000057
58#define CONFIG_EXTRA_ENV_SETTINGS \
wdenkae3af052003-08-07 22:18:11 +000059 "netdev=eth0\0" \
wdenk6aff3112002-12-17 01:51:00 +000060 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010061 "nfsroot=${serverip}:${rootpath}\0" \
wdenk6aff3112002-12-17 01:51:00 +000062 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010063 "addip=setenv bootargs ${bootargs} " \
64 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
65 ":${hostname}:${netdev}:off panic=1\0" \
wdenk6aff3112002-12-17 01:51:00 +000066 "flash_nfs=run nfsargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010067 "bootm ${kernel_addr}\0" \
wdenk6aff3112002-12-17 01:51:00 +000068 "flash_self=run ramargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010069 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
70 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
wdenk6aff3112002-12-17 01:51:00 +000071 "rootpath=/opt/eldk/ppc_8xx\0" \
Wolfgang Denk29f8f582008-08-09 23:17:32 +020072 "hostname=TQM860L\0" \
73 "bootfile=TQM860L/uImage\0" \
Wolfgang Denkeb6da802007-09-16 02:39:35 +020074 "fdt_addr=40040000\0" \
75 "kernel_addr=40060000\0" \
76 "ramdisk_addr=40200000\0" \
Wolfgang Denk29f8f582008-08-09 23:17:32 +020077 "u-boot=TQM860L/u-image.bin\0" \
78 "load=tftp 200000 ${u-boot}\0" \
79 "update=prot off 40000000 +${filesize};" \
80 "era 40000000 +${filesize};" \
81 "cp.b 200000 40000000 ${filesize};" \
82 "sete filesize;save\0" \
wdenk6aff3112002-12-17 01:51:00 +000083 ""
84#define CONFIG_BOOTCOMMAND "run flash_self"
wdenkf4675562002-10-02 14:20:15 +000085
86#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020087#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
wdenkf4675562002-10-02 14:20:15 +000088
89#undef CONFIG_WATCHDOG /* watchdog disabled */
90
91#define CONFIG_STATUS_LED 1 /* Status LED enabled */
92
93#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
94
Jon Loeliger37d4bb72007-07-09 21:38:02 -050095/*
96 * BOOTP options
97 */
98#define CONFIG_BOOTP_SUBNETMASK
99#define CONFIG_BOOTP_GATEWAY
100#define CONFIG_BOOTP_HOSTNAME
101#define CONFIG_BOOTP_BOOTPATH
102#define CONFIG_BOOTP_BOOTFILESIZE
103
wdenkf4675562002-10-02 14:20:15 +0000104
105#define CONFIG_MAC_PARTITION
106#define CONFIG_DOS_PARTITION
107
108#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
109
Jon Loeliger26946902007-07-04 22:30:50 -0500110
111/*
112 * Command line configuration.
113 */
114#include <config_cmd_default.h>
115
116#define CONFIG_CMD_ASKENV
117#define CONFIG_CMD_DATE
118#define CONFIG_CMD_DHCP
119#define CONFIG_CMD_ELF
Wolfgang Denk9a63b7f2009-02-21 21:51:21 +0100120#define CONFIG_CMD_EXT2
Jon Loeliger26946902007-07-04 22:30:50 -0500121#define CONFIG_CMD_IDE
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200122#define CONFIG_CMD_JFFS2
Jon Loeliger26946902007-07-04 22:30:50 -0500123#define CONFIG_CMD_NFS
124#define CONFIG_CMD_SNTP
125
wdenkf4675562002-10-02 14:20:15 +0000126
wdenk68ceb292004-08-02 21:11:11 +0000127#define CONFIG_NETCONSOLE
128
wdenkf4675562002-10-02 14:20:15 +0000129/*
130 * Miscellaneous configurable options
131 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#define CONFIG_SYS_LONGHELP /* undef to save memory */
133#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
wdenkf4675562002-10-02 14:20:15 +0000134
Wolfgang Denk2751a952006-10-28 02:29:14 +0200135#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */
137#ifdef CONFIG_SYS_HUSH_PARSER
138#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
wdenkf4675562002-10-02 14:20:15 +0000139#endif
140
Jon Loeliger26946902007-07-04 22:30:50 -0500141#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkf4675562002-10-02 14:20:15 +0000143#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200144#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenkf4675562002-10-02 14:20:15 +0000145#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
147#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
148#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkf4675562002-10-02 14:20:15 +0000149
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
151#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenkf4675562002-10-02 14:20:15 +0000152
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenkf4675562002-10-02 14:20:15 +0000154
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200155#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenkf4675562002-10-02 14:20:15 +0000156
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenkf4675562002-10-02 14:20:15 +0000158
159/*
160 * Low Level Configuration Settings
161 * (address mappings, register initial values, etc.)
162 * You should know what you are doing if you make changes here.
163 */
164/*-----------------------------------------------------------------------
165 * Internal Memory Mapped Register
166 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_IMMR 0xFFF00000
wdenkf4675562002-10-02 14:20:15 +0000168
169/*-----------------------------------------------------------------------
170 * Definitions for initial stack pointer and data area (in DPRAM)
171 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200172#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200173#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200175#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - CONFIG_SYS_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenkf4675562002-10-02 14:20:15 +0000177
178/*-----------------------------------------------------------------------
179 * Start addresses for the final memory configuration
180 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenkf4675562002-10-02 14:20:15 +0000182 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_SDRAM_BASE 0x00000000
184#define CONFIG_SYS_FLASH_BASE 0x40000000
185#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
186#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
187#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenkf4675562002-10-02 14:20:15 +0000188
189/*
190 * For booting Linux, the board info and command line data
191 * have to be in the first 8 MB of memory, since this is
192 * the maximum mapped by the Linux kernel during initialization.
193 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenkf4675562002-10-02 14:20:15 +0000195
196/*-----------------------------------------------------------------------
197 * FLASH organization
198 */
wdenkf4675562002-10-02 14:20:15 +0000199
Martin Krausee318d9e2007-09-27 11:10:08 +0200200/* use CFI flash driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200201#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200202#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
204#define CONFIG_SYS_FLASH_EMPTY_INFO
205#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
206#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
207#define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
wdenkf4675562002-10-02 14:20:15 +0000208
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200209#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200210#define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
211#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
wdenkf4675562002-10-02 14:20:15 +0000212
213/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200214#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
215#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
wdenkf4675562002-10-02 14:20:15 +0000216
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200217#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
Wolfgang Denk67c31032007-09-16 17:10:04 +0200218
Wolfgang Denk7c803be2008-09-16 18:02:19 +0200219#define CONFIG_MISC_INIT_R /* Make sure to remap flashes correctly */
220
wdenkf4675562002-10-02 14:20:15 +0000221/*-----------------------------------------------------------------------
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200222 * Dynamic MTD partition support
223 */
Stefan Roese68d7d652009-03-19 13:30:36 +0100224#define CONFIG_CMD_MTDPARTS
Stefan Roese942556a2009-05-12 14:32:58 +0200225#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
226#define CONFIG_FLASH_CFI_MTD
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200227#define MTDIDS_DEFAULT "nor0=TQM8xxL-0"
228
229#define MTDPARTS_DEFAULT "mtdparts=TQM8xxL-0:256k(u-boot)," \
230 "128k(dtb)," \
231 "1664k(kernel)," \
232 "2m(rootfs)," \
Wolfgang Denkcd829192008-08-12 16:08:38 +0200233 "4m(data)"
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200234
235/*-----------------------------------------------------------------------
wdenkf4675562002-10-02 14:20:15 +0000236 * Hardware Information Block
237 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238#define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
239#define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */
240#define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
wdenkf4675562002-10-02 14:20:15 +0000241
242/*-----------------------------------------------------------------------
243 * Cache Configuration
244 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200245#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeliger26946902007-07-04 22:30:50 -0500246#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200247#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
wdenkf4675562002-10-02 14:20:15 +0000248#endif
249
250/*-----------------------------------------------------------------------
251 * SYPCR - System Protection Control 11-9
252 * SYPCR can only be written once after reset!
253 *-----------------------------------------------------------------------
254 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
255 */
256#if defined(CONFIG_WATCHDOG)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200257#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
wdenkf4675562002-10-02 14:20:15 +0000258 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
259#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
wdenkf4675562002-10-02 14:20:15 +0000261#endif
262
263/*-----------------------------------------------------------------------
264 * SIUMCR - SIU Module Configuration 11-6
265 *-----------------------------------------------------------------------
266 * PCMCIA config., multi-function pin tri-state
267 */
268#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200269#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
wdenkf4675562002-10-02 14:20:15 +0000270#else /* we must activate GPL5 in the SIUMCR for CAN */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200271#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
wdenkf4675562002-10-02 14:20:15 +0000272#endif /* CONFIG_CAN_DRIVER */
273
274/*-----------------------------------------------------------------------
275 * TBSCR - Time Base Status and Control 11-26
276 *-----------------------------------------------------------------------
277 * Clear Reference Interrupt Status, Timebase freezing enabled
278 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200279#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
wdenkf4675562002-10-02 14:20:15 +0000280
281/*-----------------------------------------------------------------------
282 * RTCSC - Real-Time Clock Status and Control Register 11-27
283 *-----------------------------------------------------------------------
284 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200285#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
wdenkf4675562002-10-02 14:20:15 +0000286
287/*-----------------------------------------------------------------------
288 * PISCR - Periodic Interrupt Status and Control 11-31
289 *-----------------------------------------------------------------------
290 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
291 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
wdenkf4675562002-10-02 14:20:15 +0000293
294/*-----------------------------------------------------------------------
295 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
296 *-----------------------------------------------------------------------
297 * Reset PLL lock status sticky bit, timer expired status bit and timer
298 * interrupt status bit
wdenkf4675562002-10-02 14:20:15 +0000299 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200300#define CONFIG_SYS_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
wdenkf4675562002-10-02 14:20:15 +0000301
302/*-----------------------------------------------------------------------
303 * SCCR - System Clock and reset Control Register 15-27
304 *-----------------------------------------------------------------------
305 * Set clock output, timebase and RTC source and divider,
306 * power management and some other internal clocks
307 */
308#define SCCR_MASK SCCR_EBDF11
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_SYS_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
wdenkf4675562002-10-02 14:20:15 +0000310 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
311 SCCR_DFALCD00)
wdenkf4675562002-10-02 14:20:15 +0000312
313/*-----------------------------------------------------------------------
314 * PCMCIA stuff
315 *-----------------------------------------------------------------------
316 *
317 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200318#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
319#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
320#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
321#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
322#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
323#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
324#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
325#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
wdenkf4675562002-10-02 14:20:15 +0000326
327/*-----------------------------------------------------------------------
328 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
329 *-----------------------------------------------------------------------
330 */
331
332#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
333
334#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
335#undef CONFIG_IDE_LED /* LED for ide not supported */
336#undef CONFIG_IDE_RESET /* reset for ide not supported */
337
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200338#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
339#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
wdenkf4675562002-10-02 14:20:15 +0000340
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200341#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
wdenkf4675562002-10-02 14:20:15 +0000342
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200343#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
wdenkf4675562002-10-02 14:20:15 +0000344
345/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200346#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenkf4675562002-10-02 14:20:15 +0000347
348/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200349#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenkf4675562002-10-02 14:20:15 +0000350
351/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200352#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
wdenkf4675562002-10-02 14:20:15 +0000353
354/*-----------------------------------------------------------------------
355 *
356 *-----------------------------------------------------------------------
357 *
358 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200359#define CONFIG_SYS_DER 0
wdenkf4675562002-10-02 14:20:15 +0000360
361/*
362 * Init Memory Controller:
363 *
364 * BR0/1 and OR0/1 (FLASH)
365 */
366
367#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
368#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #0 */
369
370/* used to re-map FLASH both when starting from SRAM or FLASH:
371 * restrict access enough to keep SRAM working (if any)
372 * but not too much to meddle with FLASH accesses
373 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200374#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
375#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
wdenkf4675562002-10-02 14:20:15 +0000376
377/*
378 * FLASH timing:
379 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200380#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
wdenkf4675562002-10-02 14:20:15 +0000381 OR_SCY_3_CLK | OR_EHTR | OR_BI)
wdenkf4675562002-10-02 14:20:15 +0000382
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200383#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
384#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
385#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
wdenkf4675562002-10-02 14:20:15 +0000386
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200387#define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP
388#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
389#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
wdenkf4675562002-10-02 14:20:15 +0000390
391/*
392 * BR2/3 and OR2/3 (SDRAM)
393 *
394 */
395#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
396#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
397#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
398
399/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200400#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00
wdenkf4675562002-10-02 14:20:15 +0000401
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200402#define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
403#define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenkf4675562002-10-02 14:20:15 +0000404
405#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200406#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
407#define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenkf4675562002-10-02 14:20:15 +0000408#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200409#define CONFIG_SYS_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
410#define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
411#define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
412#define CONFIG_SYS_BR3_CAN ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
wdenkf4675562002-10-02 14:20:15 +0000413 BR_PS_8 | BR_MS_UPMB | BR_V )
414#endif /* CONFIG_CAN_DRIVER */
415
416/*
417 * Memory Periodic Timer Prescaler
418 *
419 * The Divider for PTA (refresh timer) configuration is based on an
420 * example SDRAM configuration (64 MBit, one bank). The adjustment to
421 * the number of chip selects (NCS) and the actually needed refresh
422 * rate is done by setting MPTPR.
423 *
424 * PTA is calculated from
425 * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
426 *
427 * gclk CPU clock (not bus clock!)
428 * Trefresh Refresh cycle * 4 (four word bursts used)
429 *
430 * 4096 Rows from SDRAM example configuration
431 * 1000 factor s -> ms
432 * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
433 * 4 Number of refresh cycles per period
434 * 64 Refresh cycle in ms per number of rows
435 * --------------------------------------------
436 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
437 *
438 * 50 MHz => 50.000.000 / Divider = 98
439 * 66 Mhz => 66.000.000 / Divider = 129
440 * 80 Mhz => 80.000.000 / Divider = 156
441 */
wdenke9132ea2004-04-24 23:23:30 +0000442
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200443#define CONFIG_SYS_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
444#define CONFIG_SYS_MAMR_PTA 98
wdenkf4675562002-10-02 14:20:15 +0000445
446/*
447 * For 16 MBit, refresh rates could be 31.3 us
448 * (= 64 ms / 2K = 125 / quad bursts).
449 * For a simpler initialization, 15.6 us is used instead.
450 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200451 * #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
452 * #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
wdenkf4675562002-10-02 14:20:15 +0000453 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200454#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
455#define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
wdenkf4675562002-10-02 14:20:15 +0000456
457/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200458#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
459#define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
wdenkf4675562002-10-02 14:20:15 +0000460
461/*
462 * MAMR settings for SDRAM
463 */
464
465/* 8 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200466#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenkf4675562002-10-02 14:20:15 +0000467 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
468 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
469/* 9 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200470#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenkf4675562002-10-02 14:20:15 +0000471 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
472 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
473
wdenkf4675562002-10-02 14:20:15 +0000474#define CONFIG_SCC1_ENET
475#define CONFIG_FEC_ENET
Heiko Schocher48690d82010-07-20 17:45:02 +0200476#define CONFIG_ETHPRIME "SCC"
wdenkf4675562002-10-02 14:20:15 +0000477
Heiko Schocher7026ead2010-02-09 15:50:27 +0100478/* pass open firmware flat tree */
479#define CONFIG_OF_LIBFDT 1
480#define CONFIG_OF_BOARD_SETUP 1
481#define CONFIG_HWCONFIG 1
482
wdenkf4675562002-10-02 14:20:15 +0000483#endif /* __CONFIG_H */