blob: ca5c177e3436be26ed4b94487afcf472affe5d32 [file] [log] [blame]
Matthias Fuchs407843a2007-12-28 17:07:18 +01001/*
Matthias Fuchs034394a2008-03-30 18:52:44 +02002 * (C) Copyright 2007-2008
Matthias Fuchs407843a2007-12-28 17:07:18 +01003 * Matthias Fuchs, esd Gmbh, matthias.fuchs@esd-electronics.com.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 *
23 */
Matthias Fuchs407843a2007-12-28 17:07:18 +010024#include <common.h>
25#include <command.h>
26#include <asm/io.h>
27#include <asm/cache.h>
28#include <asm/processor.h>
29
30#include "pmc440.h"
31
32int is_monarch(void);
Matthias Fuchs034394a2008-03-30 18:52:44 +020033int bootstrap_eeprom_write(unsigned dev_addr, unsigned offset,
34 uchar *buffer, unsigned cnt);
Matthias Fuchs407843a2007-12-28 17:07:18 +010035int eeprom_write_enable(unsigned dev_addr, int state);
36
37DECLARE_GLOBAL_DATA_PTR;
38
39#if defined(CONFIG_CMD_BSP)
40
41static int got_fifoirq;
42static int got_hcirq;
43
44int fpga_interrupt(u32 arg)
45{
46 pmc440_fpga_t *fpga = (pmc440_fpga_t *)arg;
47 int rc = -1; /* not for us */
48 u32 status = FPGA_IN32(&fpga->status);
49
50 /* check for interrupt from fifo module */
51 if (status & STATUS_FIFO_ISF) {
52 /* disable this int source */
53 FPGA_OUT32(&fpga->hostctrl, HOSTCTRL_FIFOIE_GATE);
54 rc = 0;
55 got_fifoirq = 1; /* trigger backend */
56 }
57
58 if (status & STATUS_HOST_ISF) {
59 FPGA_OUT32(&fpga->hostctrl, HOSTCTRL_HCINT_GATE);
60 rc = 0;
61 got_hcirq = 1;
62 }
63
64 return rc;
65}
66
Matthias Fuchs407843a2007-12-28 17:07:18 +010067int do_waithci(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
68{
69 pmc440_fpga_t *fpga = (pmc440_fpga_t *)FPGA_BA;
70
71 got_hcirq = 0;
72
73 FPGA_CLRBITS(&fpga->ctrla, CTRL_HOST_IE);
74 FPGA_OUT32(&fpga->hostctrl, HOSTCTRL_HCINT_GATE);
75
76 irq_install_handler(IRQ0_FPGA,
77 (interrupt_handler_t *)fpga_interrupt,
78 fpga);
79
80 FPGA_SETBITS(&fpga->ctrla, CTRL_HOST_IE);
81
82 while (!got_hcirq) {
83 /* Abort if ctrl-c was pressed */
84 if (ctrlc()) {
85 puts("\nAbort\n");
86 break;
87 }
88 }
89 if (got_hcirq)
90 printf("Got interrupt!\n");
91
92 FPGA_CLRBITS(&fpga->ctrla, CTRL_HOST_IE);
93 irq_free_handler(IRQ0_FPGA);
94 return 0;
95}
96U_BOOT_CMD(
97 waithci, 1, 1, do_waithci,
98 "waithci - Wait for host control interrupt\n",
99 NULL
100 );
101
Matthias Fuchs407843a2007-12-28 17:07:18 +0100102void dump_fifo(pmc440_fpga_t *fpga, int f, int *n)
103{
104 u32 ctrl;
105
106 while (!((ctrl = FPGA_IN32(&fpga->fifo[f].ctrl)) & FIFO_EMPTY)) {
107 printf("%5d %d %3d %08x",
108 (*n)++, f, ctrl & (FIFO_LEVEL_MASK | FIFO_FULL),
109 FPGA_IN32(&fpga->fifo[f].data));
110 if (ctrl & FIFO_OVERFLOW) {
111 printf(" OVERFLOW\n");
112 FPGA_CLRBITS(&fpga->fifo[f].ctrl, FIFO_OVERFLOW);
113 } else
114 printf("\n");
115 }
116}
117
Matthias Fuchs407843a2007-12-28 17:07:18 +0100118int do_fifo(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
119{
120 pmc440_fpga_t *fpga = (pmc440_fpga_t *)FPGA_BA;
121 int i;
122 int n = 0;
123 u32 ctrl, data, f;
124 char str[] = "\\|/-";
125 int abort = 0;
126 int count = 0;
127 int count2 = 0;
128
129 switch (argc) {
130 case 1:
131 /* print all fifos status information */
132 printf("fifo level status\n");
133 printf("______________________________\n");
134 for (i=0; i<FIFO_COUNT; i++) {
135 ctrl = FPGA_IN32(&fpga->fifo[i].ctrl);
136 printf(" %d %3d %s%s%s %s\n",
137 i, ctrl & (FIFO_LEVEL_MASK | FIFO_FULL),
138 ctrl & FIFO_FULL ? "FULL " : "",
139 ctrl & FIFO_EMPTY ? "EMPTY " : "",
140 ctrl & (FIFO_FULL|FIFO_EMPTY) ? "" : "NOT EMPTY",
141 ctrl & FIFO_OVERFLOW ? "OVERFLOW" : "");
142 }
143 break;
144
145 case 2:
146 /* completely read out fifo 'n' */
147 if (!strcmp(argv[1],"read")) {
148 printf(" # fifo level data\n");
149 printf("______________________________\n");
150
151 for (i=0; i<FIFO_COUNT; i++)
152 dump_fifo(fpga, i, &n);
153
154 } else if (!strcmp(argv[1],"wait")) {
155 got_fifoirq = 0;
156
157 irq_install_handler(IRQ0_FPGA,
158 (interrupt_handler_t *)fpga_interrupt,
159 fpga);
160
161 printf(" # fifo level data\n");
162 printf("______________________________\n");
163
164 /* enable all fifo interrupts */
165 FPGA_OUT32(&fpga->hostctrl,
166 HOSTCTRL_FIFOIE_GATE | HOSTCTRL_FIFOIE_FLAG);
167 for (i=0; i<FIFO_COUNT; i++) {
168 /* enable interrupts from all fifos */
169 FPGA_SETBITS(&fpga->fifo[i].ctrl, FIFO_IE);
170 }
171
172 while (1) {
173 /* wait loop */
174 while (!got_fifoirq) {
175 count++;
176 if (!(count % 100)) {
177 count2++;
178 putc(0x08); /* backspace */
179 putc(str[count2 % 4]);
180 }
181
182 /* Abort if ctrl-c was pressed */
183 if ((abort = ctrlc())) {
184 puts("\nAbort\n");
185 break;
186 }
187 udelay(1000);
188 }
189 if (abort)
190 break;
191
192 /* simple fifo backend */
193 if (got_fifoirq) {
194 for (i=0; i<FIFO_COUNT; i++)
195 dump_fifo(fpga, i, &n);
196
197 got_fifoirq = 0;
198 /* unmask global fifo irq */
199 FPGA_OUT32(&fpga->hostctrl,
Matthias Fuchs034394a2008-03-30 18:52:44 +0200200 HOSTCTRL_FIFOIE_GATE |
201 HOSTCTRL_FIFOIE_FLAG);
Matthias Fuchs407843a2007-12-28 17:07:18 +0100202 }
203 }
204
205 /* disable all fifo interrupts */
206 FPGA_OUT32(&fpga->hostctrl, HOSTCTRL_FIFOIE_GATE);
207 for (i=0; i<FIFO_COUNT; i++)
208 FPGA_CLRBITS(&fpga->fifo[i].ctrl, FIFO_IE);
209
210 irq_free_handler(IRQ0_FPGA);
211
212 } else {
213 printf("Usage:\nfifo %s\n", cmdtp->help);
214 return 1;
215 }
216 break;
217
218 case 4:
219 case 5:
220 if (!strcmp(argv[1],"write")) {
221 /* get fifo number or fifo address */
222 f = simple_strtoul(argv[2], NULL, 16);
223
224 /* data paramter */
225 data = simple_strtoul(argv[3], NULL, 16);
226
227 /* get optional count parameter */
228 n = 1;
229 if (argc >= 5)
230 n = (int)simple_strtoul(argv[4], NULL, 10);
231
232 if (f < FIFO_COUNT) {
233 printf("writing %d x %08x to fifo %d\n",
234 n, data, f);
235 for (i=0; i<n; i++)
236 FPGA_OUT32(&fpga->fifo[f].data, data);
237 } else {
Matthias Fuchs034394a2008-03-30 18:52:44 +0200238 printf("writing %d x %08x to fifo port at "
239 "address %08x\n",
Matthias Fuchs407843a2007-12-28 17:07:18 +0100240 n, data, f);
241 for (i=0; i<n; i++)
242 out32(f, data);
243 }
244 } else {
245 printf("Usage:\nfifo %s\n", cmdtp->help);
246 return 1;
247 }
248 break;
249
250 default:
251 printf("Usage:\nfifo %s\n", cmdtp->help);
252 return 1;
253 }
254 return 0;
255}
256U_BOOT_CMD(
257 fifo, 5, 1, do_fifo,
258 "fifo - Fifo module operations\n",
259 "wait\nfifo read\n"
260 "fifo write fifo(0..3) data [cnt=1]\n"
261 "fifo write address(>=4) data [cnt=1]\n"
262 " - without arguments: print all fifo's status\n"
263 " - with 'wait' argument: interrupt driven read from all fifos\n"
264 " - with 'read' argument: read current contents from all fifos\n"
Matthias Fuchs034394a2008-03-30 18:52:44 +0200265 " - with 'write' argument: write 'data' 'cnt' times to "
266 "'fifo' or 'address'\n"
Matthias Fuchs407843a2007-12-28 17:07:18 +0100267 );
268
Matthias Fuchs407843a2007-12-28 17:07:18 +0100269int do_setup_bootstrap_eeprom(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
270{
271 ulong sdsdp[5];
272 ulong delay;
273 int count=16;
274
275 if (argc < 2) {
276 printf("Usage:\nsbe %s\n", cmdtp->help);
277 return -1;
278 }
279
280 if (argc > 1) {
281 if (!strcmp(argv[1], "400")) {
Matthias Fuchsff5fb8a2008-01-08 12:49:58 +0100282 /* PLB=133MHz, PLB/PCI=3 */
Matthias Fuchs407843a2007-12-28 17:07:18 +0100283 printf("Bootstrapping for 400MHz\n");
284 sdsdp[0]=0x8678624e;
Matthias Fuchsff5fb8a2008-01-08 12:49:58 +0100285 sdsdp[1]=0x095fa030;
Matthias Fuchs407843a2007-12-28 17:07:18 +0100286 sdsdp[2]=0x40082350;
287 sdsdp[3]=0x0d050000;
288 } else if (!strcmp(argv[1], "533")) {
289 /* PLB=133MHz, PLB/PCI=3 */
290 printf("Bootstrapping for 533MHz\n");
291 sdsdp[0]=0x87788252;
292 sdsdp[1]=0x095fa030;
293 sdsdp[2]=0x40082350;
294 sdsdp[3]=0x0d050000;
295 } else if (!strcmp(argv[1], "667")) {
Matthias Fuchs79941d62008-04-21 18:01:07 +0200296 /* PLB=133MHz, PLB/PCI=3 */
Matthias Fuchs407843a2007-12-28 17:07:18 +0100297 printf("Bootstrapping for 667MHz\n");
298 sdsdp[0]=0x8778a256;
Matthias Fuchs407843a2007-12-28 17:07:18 +0100299 sdsdp[1]=0x095fa030;
300 sdsdp[2]=0x40082350;
301 sdsdp[3]=0x0d050000;
302 } else {
303 printf("Usage:\nsbe %s\n", cmdtp->help);
304 return -1;
305 }
306 }
307
308 if (argc > 2) {
309 sdsdp[4] = 0;
310 if (argv[2][0]=='1')
311 sdsdp[4]=0x19750100;
312 else if (argv[2][0]=='0')
313 sdsdp[4]=0x19750000;
314 if (sdsdp[4])
315 count += 4;
316 }
317
318 if (argc > 3) {
319 delay = simple_strtoul(argv[3], NULL, 10);
320 if (delay > 20)
321 delay = 20;
322 sdsdp[4] |= delay;
323 }
324
325 printf("Writing boot EEPROM ...\n");
326 if (bootstrap_eeprom_write(CFG_I2C_BOOT_EEPROM_ADDR,
327 0, (uchar*)sdsdp, count) != 0)
328 printf("bootstrap_eeprom_write failed\n");
329 else
330 printf("done (dump via 'i2c md 52 0.1 14')\n");
331
332 return 0;
333}
334U_BOOT_CMD(
335 sbe, 4, 0, do_setup_bootstrap_eeprom,
336 "sbe - setup bootstrap eeprom\n",
337 "<cpufreq:400|533|667> [<console-uart:0|1> [<bringup delay (0..20s)>]]"
338 );
339
Matthias Fuchs407843a2007-12-28 17:07:18 +0100340#if defined(CONFIG_PRAM)
341#include <environment.h>
342extern env_t *env_ptr;
343
344int do_painit(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
345{
346 u32 memsize;
347 u32 pram, env_base;
348 char *v;
349 u32 param;
350 ulong *lptr;
351
352 memsize = gd->bd->bi_memsize;
353
354 v = getenv("pram");
355 if (v)
356 pram = simple_strtoul(v, NULL, 10);
357 else {
358 printf("Error: pram undefined. Please define pram in KiB\n");
359 return 1;
360 }
361
362 param = memsize - (pram << 10);
363 printf("PARAM: @%08x\n", param);
364
365 memset((void*)param, 0, (pram << 10));
366 env_base = memsize - 4096 - ((CFG_ENV_SIZE + 4096) & ~(4096-1));
367 memcpy((void*)env_base, env_ptr, CFG_ENV_SIZE);
368
369 lptr = (ulong*)memsize;
370 *(--lptr) = CFG_ENV_SIZE;
371 *(--lptr) = memsize - env_base;
372 *(--lptr) = crc32(0, (void*)(memsize - 0x08), 0x08);
373 *(--lptr) = 0;
374
375 /* make sure data can be accessed through PCI */
376 flush_dcache_range(param, param + (pram << 10) - 1);
377 return 0;
378}
379U_BOOT_CMD(
380 painit, 1, 1, do_painit,
381 "painit - prepare PciAccess system\n",
382 NULL
383 );
384#endif /* CONFIG_PRAM */
385
Matthias Fuchs407843a2007-12-28 17:07:18 +0100386int do_selfreset(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
387{
388 if (argc > 1) {
389 if (argv[1][0] == '0') {
390 /* assert */
391 printf("self-reset# asserted\n");
392 out_be32((void*)GPIO0_TCR,
393 in_be32((void*)GPIO0_TCR) | GPIO0_SELF_RST);
394 } else {
395 /* deassert */
396 printf("self-reset# deasserted\n");
397 out_be32((void*)GPIO0_TCR,
398 in_be32((void*)GPIO0_TCR) & ~GPIO0_SELF_RST);
399 }
400 } else {
401 printf("self-reset# is %s\n",
402 in_be32((void*)GPIO0_TCR) & GPIO0_SELF_RST ?
403 "active" : "inactive");
404 }
405
406 return 0;
407}
408U_BOOT_CMD(
409 selfreset, 2, 1, do_selfreset,
410 "selfreset- assert self-reset# signal\n",
411 NULL
412 );
413
Matthias Fuchs407843a2007-12-28 17:07:18 +0100414int do_resetout(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
415{
416 pmc440_fpga_t *fpga = (pmc440_fpga_t *)FPGA_BA;
417
418 /* requiers bootet FPGA and PLD_IOEN_N active */
419 if (in_be32((void*)GPIO1_OR) & GPIO1_IOEN_N) {
420 printf("Error: resetout requires a bootet FPGA\n");
421 return -1;
422 }
423
424 if (argc > 1) {
425 if (argv[1][0] == '0') {
426 /* assert */
427 printf("PMC-RESETOUT# asserted\n");
428 FPGA_OUT32(&fpga->hostctrl,
429 HOSTCTRL_PMCRSTOUT_GATE);
430 } else {
431 /* deassert */
432 printf("PMC-RESETOUT# deasserted\n");
433 FPGA_OUT32(&fpga->hostctrl,
Matthias Fuchs034394a2008-03-30 18:52:44 +0200434 HOSTCTRL_PMCRSTOUT_GATE |
435 HOSTCTRL_PMCRSTOUT_FLAG);
Matthias Fuchs407843a2007-12-28 17:07:18 +0100436 }
437 } else {
438 printf("PMC-RESETOUT# is %s\n",
439 FPGA_IN32(&fpga->hostctrl) & HOSTCTRL_PMCRSTOUT_FLAG ?
440 "inactive" : "active");
441 }
442
443 return 0;
444}
445U_BOOT_CMD(
446 resetout, 2, 1, do_resetout,
447 "resetout - assert PMC-RESETOUT# signal\n",
448 NULL
449 );
450
Matthias Fuchs407843a2007-12-28 17:07:18 +0100451int do_inta(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
452{
453 if (is_monarch()) {
454 printf("This command is only supported in non-monarch mode\n");
455 return -1;
456 }
457
458 if (argc > 1) {
459 if (argv[1][0] == '0') {
460 /* assert */
461 printf("inta# asserted\n");
462 out_be32((void*)GPIO1_TCR,
463 in_be32((void*)GPIO1_TCR) | GPIO1_INTA_FAKE);
464 } else {
465 /* deassert */
466 printf("inta# deasserted\n");
467 out_be32((void*)GPIO1_TCR,
468 in_be32((void*)GPIO1_TCR) & ~GPIO1_INTA_FAKE);
469 }
470 } else {
Matthias Fuchs034394a2008-03-30 18:52:44 +0200471 printf("inta# is %s\n",
472 in_be32((void*)GPIO1_TCR) & GPIO1_INTA_FAKE ?
473 "active" : "inactive");
Matthias Fuchs407843a2007-12-28 17:07:18 +0100474 }
475 return 0;
476}
477U_BOOT_CMD(
478 inta, 2, 1, do_inta,
479 "inta - Assert/Deassert or query INTA# state in non-monarch mode\n",
480 NULL
481 );
482
Matthias Fuchs407843a2007-12-28 17:07:18 +0100483/* test-only */
484int do_pmm(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
485{
486 ulong pciaddr;
487
488 if (argc > 1) {
489 pciaddr = simple_strtoul(argv[1], NULL, 16);
490
491 pciaddr &= 0xf0000000;
492
493 /* map PCI address at 0xc0000000 in PLB space */
Matthias Fuchs034394a2008-03-30 18:52:44 +0200494
Stefan Roese02e38922008-03-31 12:20:48 +0200495 /* PMM1 Mask/Attribute - disabled b4 setting */
Matthias Fuchs034394a2008-03-30 18:52:44 +0200496 out32r(PCIX0_PMM1MA, 0x00000000);
Stefan Roese02e38922008-03-31 12:20:48 +0200497 /* PMM1 Local Address */
Matthias Fuchs034394a2008-03-30 18:52:44 +0200498 out32r(PCIX0_PMM1LA, 0xc0000000);
Stefan Roese02e38922008-03-31 12:20:48 +0200499 /* PMM1 PCI Low Address */
Matthias Fuchs034394a2008-03-30 18:52:44 +0200500 out32r(PCIX0_PMM1PCILA, pciaddr);
Stefan Roese02e38922008-03-31 12:20:48 +0200501 /* PMM1 PCI High Address */
Matthias Fuchs034394a2008-03-30 18:52:44 +0200502 out32r(PCIX0_PMM1PCIHA, 0x00000000);
Stefan Roese02e38922008-03-31 12:20:48 +0200503 /* 256MB + No prefetching, and enable region */
Matthias Fuchs034394a2008-03-30 18:52:44 +0200504 out32r(PCIX0_PMM1MA, 0xf0000001);
Matthias Fuchs407843a2007-12-28 17:07:18 +0100505 } else {
506 printf("Usage:\npmm %s\n", cmdtp->help);
507 }
508 return 0;
509}
510U_BOOT_CMD(
511 pmm, 2, 1, do_pmm,
512 "pmm - Setup pmm[1] registers\n",
513 "<pciaddr> (pciaddr will be aligned to 256MB)\n"
514 );
515
516#if defined(CFG_EEPROM_WREN)
517int do_eep_wren(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
518{
519 int query = argc == 1;
520 int state = 0;
521
522 if (query) {
523 /* Query write access state. */
524 state = eeprom_write_enable(CFG_I2C_EEPROM_ADDR, -1);
525 if (state < 0) {
526 puts("Query of write access state failed.\n");
527 } else {
528 printf("Write access for device 0x%0x is %sabled.\n",
529 CFG_I2C_EEPROM_ADDR, state ? "en" : "dis");
530 state = 0;
531 }
532 } else {
533 if ('0' == argv[1][0]) {
534 /* Disable write access. */
535 state = eeprom_write_enable(CFG_I2C_EEPROM_ADDR, 0);
536 } else {
537 /* Enable write access. */
538 state = eeprom_write_enable(CFG_I2C_EEPROM_ADDR, 1);
539 }
540 if (state < 0) {
541 puts("Setup of write access state failed.\n");
542 }
543 }
544
545 return state;
546}
547U_BOOT_CMD(eepwren, 2, 0, do_eep_wren,
548 "eepwren - Enable / disable / query EEPROM write access\n",
549 NULL);
550#endif /* #if defined(CFG_EEPROM_WREN) */
551
552#endif /* CONFIG_CMD_BSP */