blob: 72a514dc0e8170d0a67669e0fc51918630d66e6c [file] [log] [blame]
Masahiro Yamadad5cf3292016-03-18 16:41:52 +09001/*
2 * Copyright (C) 2016 Masahiro Yamada <yamada.masahiro@socionext.com>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#include <common.h>
8#include <debug_uart.h>
9#include <linux/io.h>
10#include <linux/serial_reg.h>
11
12#include "../soc-info.h"
13#include "debug-uart.h"
14
15#define UNIPHIER_UART_TX 0x00
16#define UNIPHIER_UART_LCR_MCR 0x10
17#define UNIPHIER_UART_LSR 0x14
18#define UNIPHIER_UART_LDR 0x24
19
20static void _debug_uart_putc(int c)
21{
22 void __iomem *base = (void __iomem *)CONFIG_DEBUG_UART_BASE;
23
24 while (!(readl(base + UNIPHIER_UART_LSR) & UART_LSR_THRE))
25 ;
26
27 writel(c, base + UNIPHIER_UART_TX);
28}
29
30void _debug_uart_init(void)
31{
32 void __iomem *base = (void __iomem *)CONFIG_DEBUG_UART_BASE;
33 unsigned int divisor;
34
Masahiro Yamadae27d6c72017-01-21 18:05:26 +090035 switch (uniphier_get_soc_id()) {
Masahiro Yamadad5cf3292016-03-18 16:41:52 +090036#if defined(CONFIG_ARCH_UNIPHIER_SLD3)
Masahiro Yamadae27d6c72017-01-21 18:05:26 +090037 case UNIPHIER_SLD3_ID:
Masahiro Yamadad5cf3292016-03-18 16:41:52 +090038 divisor = uniphier_sld3_debug_uart_init();
39 break;
40#endif
41#if defined(CONFIG_ARCH_UNIPHIER_LD4)
Masahiro Yamadae27d6c72017-01-21 18:05:26 +090042 case UNIPHIER_LD4_ID:
Masahiro Yamadad5cf3292016-03-18 16:41:52 +090043 divisor = uniphier_ld4_debug_uart_init();
44 break;
45#endif
46#if defined(CONFIG_ARCH_UNIPHIER_PRO4)
Masahiro Yamadae27d6c72017-01-21 18:05:26 +090047 case UNIPHIER_PRO4_ID:
Masahiro Yamadad5cf3292016-03-18 16:41:52 +090048 divisor = uniphier_pro4_debug_uart_init();
49 break;
50#endif
51#if defined(CONFIG_ARCH_UNIPHIER_SLD8)
Masahiro Yamadae27d6c72017-01-21 18:05:26 +090052 case UNIPHIER_SLD8_ID:
Masahiro Yamadad5cf3292016-03-18 16:41:52 +090053 divisor = uniphier_sld8_debug_uart_init();
54 break;
55#endif
56#if defined(CONFIG_ARCH_UNIPHIER_PRO5)
Masahiro Yamadae27d6c72017-01-21 18:05:26 +090057 case UNIPHIER_PRO5_ID:
Masahiro Yamadad5cf3292016-03-18 16:41:52 +090058 divisor = uniphier_pro5_debug_uart_init();
59 break;
60#endif
61#if defined(CONFIG_ARCH_UNIPHIER_PXS2)
Masahiro Yamadae27d6c72017-01-21 18:05:26 +090062 case UNIPHIER_PXS2_ID:
Masahiro Yamadad5cf3292016-03-18 16:41:52 +090063 divisor = uniphier_pxs2_debug_uart_init();
64 break;
65#endif
66#if defined(CONFIG_ARCH_UNIPHIER_LD6B)
Masahiro Yamadae27d6c72017-01-21 18:05:26 +090067 case UNIPHIER_LD6B_ID:
Masahiro Yamadad5cf3292016-03-18 16:41:52 +090068 divisor = uniphier_ld6b_debug_uart_init();
69 break;
70#endif
71#if defined(CONFIG_ARCH_UNIPHIER_LD11) || defined(CONFIG_ARCH_UNIPHIER_LD20)
Masahiro Yamadae27d6c72017-01-21 18:05:26 +090072 case UNIPHIER_LD11_ID:
73 case UNIPHIER_LD20_ID:
Masahiro Yamadad5cf3292016-03-18 16:41:52 +090074 divisor = uniphier_ld20_debug_uart_init();
75 break;
76#endif
77 default:
78 return;
79 }
80
81 writel(UART_LCR_WLEN8 << 8, base + UNIPHIER_UART_LCR_MCR);
82
83 writel(divisor, base + UNIPHIER_UART_LDR);
84}
85DEBUG_UART_FUNCS