blob: b90540295b23b21417a35365b4bb5b471b89ac82 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2 * (C) Copyright 2001
3 * Josh Huber <huber@mclx.com>, Mission Critical Linux, Inc.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
wdenkc6097192002-11-03 00:24:07 +000031#ifndef __ASSEMBLY__
32#include <galileo/core.h>
33#endif
34
35#include "../board/evb64260/local.h"
36
37/*
38 * High Level Configuration Options
39 * (easy to change)
40 */
41
42#define CONFIG_EVB64260 1 /* this is an EVB64260 board */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020043#define CONFIG_SYS_GT_6426x GT_64260 /* with a 64260 system controller */
wdenkc6097192002-11-03 00:24:07 +000044
Wolfgang Denk2ae18242010-10-06 09:05:45 +020045#define CONFIG_SYS_TEXT_BASE 0xfff00000
Wolfgang Denke2c2a952010-11-25 12:14:07 +010046#define CONFIG_SYS_LDSCRIPT "board/evb64260/u-boot.lds"
Wolfgang Denk2ae18242010-10-06 09:05:45 +020047
Wolfgang Denk53677ef2008-05-20 16:00:29 +020048#define CONFIG_BAUDRATE 38400 /* console baudrate = 38400 */
wdenkc6097192002-11-03 00:24:07 +000049
50#undef CONFIG_ECC /* enable ECC support */
51/* #define CONFIG_EVB64260_750CX 1 */ /* Support the EVB-64260-750CX Board */
52
53/* which initialization functions to call for this board */
54#define CONFIG_MISC_INIT_R 1
wdenkc837dcb2004-01-20 23:12:12 +000055#define CONFIG_BOARD_EARLY_INIT_F 1
wdenkc6097192002-11-03 00:24:07 +000056
57#ifndef CONFIG_EVB64260_750CX
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058#define CONFIG_SYS_BOARD_NAME "EVB64260"
wdenkc6097192002-11-03 00:24:07 +000059#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020060#define CONFIG_SYS_BOARD_NAME "EVB64260-750CX"
wdenkc6097192002-11-03 00:24:07 +000061#endif
62
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020063#define CONFIG_SYS_HUSH_PARSER
64#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
wdenkc6097192002-11-03 00:24:07 +000065
66/*
67 * The following defines let you select what serial you want to use
68 * for your console driver.
69 *
70 * what to do:
71 * to use the DUART, undef CONFIG_MPSC. If you have hacked a serial
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020072 * cable onto the second DUART channel, change the CONFIG_SYS_DUART port from 1
wdenkc6097192002-11-03 00:24:07 +000073 * to 0 below.
74 *
75 * to use the MPSC, #define CONFIG_MPSC. If you have wired up another
76 * mpsc channel, change CONFIG_MPSC_PORT to the desired value.
77 */
78#define CONFIG_MPSC
79#define CONFIG_MPSC_PORT 0
80
wdenkc6097192002-11-03 00:24:07 +000081
82/* define this if you want to enable GT MAC filtering */
83#define CONFIG_GT_USE_MAC_HASH_TABLE
84
85#undef CONFIG_ETHER_PORT_MII /* use RMII */
86
87#if 1
88#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
89#else
90#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
91#endif
92#define CONFIG_ZERO_BOOTDELAY_CHECK
93
94#undef CONFIG_BOOTARGS
95#define CONFIG_BOOTCOMMAND \
Wolfgang Denk53677ef2008-05-20 16:00:29 +020096 "bootp && " \
wdenkc6097192002-11-03 00:24:07 +000097 "setenv bootargs root=/dev/nfs rw nfsroot=$serverip:$rootpath " \
98 "ip=$ipaddr:$serverip:$gatewayip:" \
99 "$netmask:$hostname:eth0:none; && " \
100 "bootm"
101
102#define CONFIG_LOADS_ECHO 0 /* echo off for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200103#define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate changes */
wdenkc6097192002-11-03 00:24:07 +0000104
105#undef CONFIG_WATCHDOG /* watchdog disabled */
106#undef CONFIG_ALTIVEC /* undef to disable */
107
Jon Loeliger5d2ebe12007-07-09 21:16:53 -0500108/*
109 * BOOTP options
110 */
111#define CONFIG_BOOTP_SUBNETMASK
112#define CONFIG_BOOTP_GATEWAY
113#define CONFIG_BOOTP_HOSTNAME
114#define CONFIG_BOOTP_BOOTPATH
115#define CONFIG_BOOTP_BOOTFILESIZE
wdenkc6097192002-11-03 00:24:07 +0000116
117
Jon Loeligerdcaa7152007-07-07 20:56:05 -0500118/*
119 * Command line configuration.
120 */
121#include <config_cmd_default.h>
wdenkc6097192002-11-03 00:24:07 +0000122
Jon Loeligerdcaa7152007-07-07 20:56:05 -0500123#define CONFIG_CMD_ASKENV
124
wdenkc6097192002-11-03 00:24:07 +0000125
126/*
127 * Miscellaneous configurable options
128 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_LONGHELP /* undef to save memory */
130#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeligerdcaa7152007-07-07 20:56:05 -0500131#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkc6097192002-11-03 00:24:07 +0000133#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200134#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenkc6097192002-11-03 00:24:07 +0000135#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
137#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
138#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkc6097192002-11-03 00:24:07 +0000139
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_SYS_MEMTEST_START 0x00400000 /* memtest works on */
141#define CONFIG_SYS_MEMTEST_END 0x00C00000 /* 4 ... 12 MB in DRAM */
wdenkc6097192002-11-03 00:24:07 +0000142
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_LOAD_ADDR 0x00300000 /* default load address */
wdenkc6097192002-11-03 00:24:07 +0000144
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_HZ 1000 /* decr freq: 1ms ticks */
Wolfgang Denkee80fa72010-06-13 18:38:23 +0200146#define CONFIG_SYS_BUS_CLK 100000000 /* 100 MHz */
wdenkc6097192002-11-03 00:24:07 +0000147
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200148#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
wdenkc6097192002-11-03 00:24:07 +0000149
150#ifdef CONFIG_EVB64260_750CX
151#define CONFIG_750CX
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152#define CONFIG_SYS_BROKEN_CL2
wdenkc6097192002-11-03 00:24:07 +0000153#endif
154
155/*
156 * Low Level Configuration Settings
157 * (address mappings, register initial values, etc.)
158 * You should know what you are doing if you make changes here.
159 */
160
161/*-----------------------------------------------------------------------
162 * Definitions for initial stack pointer and data area
163 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200164#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
Wolfgang Denk553f0982010-10-26 13:32:32 +0200165#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200166#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200167#define CONFIG_SYS_INIT_RAM_LOCK
wdenkc6097192002-11-03 00:24:07 +0000168
169
170/*-----------------------------------------------------------------------
171 * Start addresses for the final memory configuration
172 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenkc6097192002-11-03 00:24:07 +0000174 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200175#define CONFIG_SYS_SDRAM_BASE 0x00000000
176#define CONFIG_SYS_FLASH_BASE 0xfff00000
177#define CONFIG_SYS_RESET_ADDRESS 0xfff00100
178#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
179#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
180#define CONFIG_SYS_MALLOC_LEN (256 << 10) /* Reserve 256 kB for malloc */
wdenkc6097192002-11-03 00:24:07 +0000181
182/* areas to map different things with the GT in physical space */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_DRAM_BANKS 4
184#define CONFIG_SYS_DFL_GT_REGS 0x14000000 /* boot time GT_REGS */
wdenkc6097192002-11-03 00:24:07 +0000185
186/* What to put in the bats. */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_SYS_MISC_REGION_BASE 0xf0000000
wdenkc6097192002-11-03 00:24:07 +0000188
189/* Peripheral Device section */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200190#define CONFIG_SYS_GT_REGS 0xf8000000
191#define CONFIG_SYS_DEV_BASE 0xfc000000
wdenkc6097192002-11-03 00:24:07 +0000192
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200193#define CONFIG_SYS_DEV0_SPACE CONFIG_SYS_DEV_BASE
194#define CONFIG_SYS_DEV1_SPACE (CONFIG_SYS_DEV0_SPACE + CONFIG_SYS_DEV0_SIZE)
195#define CONFIG_SYS_DEV2_SPACE (CONFIG_SYS_DEV1_SPACE + CONFIG_SYS_DEV1_SIZE)
196#define CONFIG_SYS_DEV3_SPACE (CONFIG_SYS_DEV2_SPACE + CONFIG_SYS_DEV2_SIZE)
wdenkc6097192002-11-03 00:24:07 +0000197
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200198#define CONFIG_SYS_DEV0_SIZE _8M /* evb64260 sram @ 0xfc00.0000 */
199#define CONFIG_SYS_DEV1_SIZE _8M /* evb64260 rtc @ 0xfc80.0000 */
200#define CONFIG_SYS_DEV2_SIZE _16M /* evb64260 duart @ 0xfd00.0000 */
201#define CONFIG_SYS_DEV3_SIZE _16M /* evb64260 flash @ 0xfe00.0000 */
wdenkc6097192002-11-03 00:24:07 +0000202
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_DEV0_PAR 0x20205093
204#define CONFIG_SYS_DEV1_PAR 0xcfcfffff
205#define CONFIG_SYS_DEV2_PAR 0xc0059bd4
206#define CONFIG_SYS_8BIT_BOOT_PAR 0xc00b5e7c
207#define CONFIG_SYS_32BIT_BOOT_PAR 0xc4a8241c
wdenk8bde7f72003-06-27 21:31:46 +0000208 /* c 4 a 8 2 4 1 c */
209 /* 33 22|2222|22 22|111 1|11 11|1 1 | | */
210 /* 10 98|7654|32 10|987 6|54 32|1 098|7 654|3 210 */
211 /* 11|00|0100|10 10|100|0 00|10 0|100 0|001 1|100 */
212 /* 3| 0|.... ..| 2| 4 | 0 | 4 | 8 | 3 | 4 */
wdenkc6097192002-11-03 00:24:07 +0000213
214#if 0 /* Wrong?? NTL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200215#define CONFIG_SYS_MPP_CONTROL_0 0x53541717 /* InitAct EOT[4] DBurst TCEn[1] */
wdenkc6097192002-11-03 00:24:07 +0000216 /* DMAAck[1:0] GNT0[1:0] */
217#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200218#define CONFIG_SYS_MPP_CONTROL_0 0x53547777 /* InitAct EOT[4] DBurst TCEn[1] */
wdenkc6097192002-11-03 00:24:07 +0000219 /* REQ0[1:0] GNT0[1:0] */
220#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200221#define CONFIG_SYS_MPP_CONTROL_1 0x44009911 /* TCEn[4] TCTcnt[4] GPP[13:12] */
wdenkc6097192002-11-03 00:24:07 +0000222 /* DMAReq[4] DMAAck[4] WDNMI WDE */
223#if 0 /* Wrong?? NTL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_MPP_CONTROL_2 0x40091818 /* TCTcnt[0] GPP[22:21] BClkIn */
wdenkc6097192002-11-03 00:24:07 +0000225 /* DMAAck[1:0] GNT1[1:0] */
226#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200227#define CONFIG_SYS_MPP_CONTROL_2 0x40098888 /* TCTcnt[0] */
wdenkc6097192002-11-03 00:24:07 +0000228 /* GPP[22] (RS232IntB or PCI1Int) */
229 /* GPP[21] (RS323IntA) */
230 /* BClkIn */
231 /* REQ1[1:0] GNT1[1:0] */
232#endif
233
234#if 0 /* Wrong?? NTL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200235# define CONFIG_SYS_MPP_CONTROL_3 0x00090066 /* GPP[31:29] BClkOut0 */
wdenkc6097192002-11-03 00:24:07 +0000236 /* GPP[27:26] Int[1:0] */
237#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238# define CONFIG_SYS_MPP_CONTROL_3 0x22090066 /* MREQ MGNT */
wdenk8bde7f72003-06-27 21:31:46 +0000239 /* GPP[29] (PCI1Int) */
240 /* BClkOut0 */
241 /* GPP[27] (PCI0Int) */
242 /* GPP[26] (RtcInt or PCI1Int) */
243 /* CPUInt[25:24] */
wdenkc6097192002-11-03 00:24:07 +0000244#endif
245
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246# define CONFIG_SYS_SERIAL_PORT_MUX 0x00000102 /* 0=hiZ 1=MPSC0 2=ETH 0 and 2 RMII */
wdenkc6097192002-11-03 00:24:07 +0000247
248#if 0 /* Wrong?? - NTL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249# define CONFIG_SYS_GPP_LEVEL_CONTROL 0x000002c6
wdenkc6097192002-11-03 00:24:07 +0000250#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200251# define CONFIG_SYS_GPP_LEVEL_CONTROL 0x2c600000 /* 0010 1100 0110 0000 */
wdenk8bde7f72003-06-27 21:31:46 +0000252 /* gpp[29] */
wdenkc6097192002-11-03 00:24:07 +0000253 /* gpp[27:26] */
wdenk8bde7f72003-06-27 21:31:46 +0000254 /* gpp[22:21] */
wdenkc6097192002-11-03 00:24:07 +0000255
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256# define CONFIG_SYS_SDRAM_CONFIG 0xd8e18200 /* 0x448 */
wdenkc6097192002-11-03 00:24:07 +0000257 /* idmas use buffer 1,1
258 comm use buffer 0
259 pci use buffer 1,1
260 cpu use buffer 0
261 normal load (see also ifdef HVL)
262 standard SDRAM (see also ifdef REG)
263 non staggered refresh */
264 /* 31:26 25 23 20 19 18 16 */
265 /* 110110 00 111 0 0 00 1 */
266 /* refresh_count=0x200
267 phisical interleaving disable
268 virtual interleaving enable */
269 /* 15 14 13:0 */
270 /* 1 0 0x200 */
271#endif
272
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200273#define CONFIG_SYS_DUART_IO CONFIG_SYS_DEV2_SPACE
274#define CONFIG_SYS_DUART_CHAN 1 /* channel to use for console */
275#define CONFIG_SYS_INIT_CHAN1
276#define CONFIG_SYS_INIT_CHAN2
wdenkc6097192002-11-03 00:24:07 +0000277
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200278#define SRAM_BASE CONFIG_SYS_DEV0_SPACE
wdenkc6097192002-11-03 00:24:07 +0000279#define SRAM_SIZE 0x00100000 /* 1 MB of sram */
280
281
282/*-----------------------------------------------------------------------
283 * PCI stuff
284 *-----------------------------------------------------------------------
285 */
286
287#define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
288#define PCI_HOST_FORCE 1 /* configure as pci host */
289#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
290
291#define CONFIG_PCI /* include pci support */
292#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
293#define CONFIG_PCI_PNP /* do pci plug-and-play */
294
295/* PCI MEMORY MAP section */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200296#define CONFIG_SYS_PCI0_MEM_BASE 0x80000000
297#define CONFIG_SYS_PCI0_MEM_SIZE _128M
298#define CONFIG_SYS_PCI1_MEM_BASE 0x88000000
299#define CONFIG_SYS_PCI1_MEM_SIZE _128M
wdenkc6097192002-11-03 00:24:07 +0000300
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200301#define CONFIG_SYS_PCI0_0_MEM_SPACE (CONFIG_SYS_PCI0_MEM_BASE)
302#define CONFIG_SYS_PCI1_0_MEM_SPACE (CONFIG_SYS_PCI1_MEM_BASE)
wdenkc6097192002-11-03 00:24:07 +0000303
304
wdenkc6097192002-11-03 00:24:07 +0000305/* PCI I/O MAP section */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200306#define CONFIG_SYS_PCI0_IO_BASE 0xfa000000
307#define CONFIG_SYS_PCI0_IO_SIZE _16M
308#define CONFIG_SYS_PCI1_IO_BASE 0xfb000000
309#define CONFIG_SYS_PCI1_IO_SIZE _16M
wdenkc6097192002-11-03 00:24:07 +0000310
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200311#define CONFIG_SYS_PCI0_IO_SPACE (CONFIG_SYS_PCI0_IO_BASE)
312#define CONFIG_SYS_PCI0_IO_SPACE_PCI 0x00000000
313#define CONFIG_SYS_PCI1_IO_SPACE (CONFIG_SYS_PCI1_IO_BASE)
314#define CONFIG_SYS_PCI1_IO_SPACE_PCI 0x00000000
wdenkc6097192002-11-03 00:24:07 +0000315
316/*
317 * NS16550 Configuration
318 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200319#define CONFIG_SYS_NS16550
wdenkc6097192002-11-03 00:24:07 +0000320
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200321#define CONFIG_SYS_NS16550_REG_SIZE -4
wdenkc6097192002-11-03 00:24:07 +0000322
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200323#define CONFIG_SYS_NS16550_CLK 3686400
wdenkc6097192002-11-03 00:24:07 +0000324
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200325#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_DUART_IO + 0)
326#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_DUART_IO + 0x20)
wdenkc6097192002-11-03 00:24:07 +0000327
328/*----------------------------------------------------------------------
329 * Initial BAT mappings
330 */
331
332/* NOTES:
333 * 1) GUARDED and WRITE_THRU not allowed in IBATS
334 * 2) CACHEINHIBIT and WRITETHROUGH not allowed together in same BAT
335 */
336
337/* SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200338#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
339#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
340#define CONFIG_SYS_DBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
341#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
wdenkc6097192002-11-03 00:24:07 +0000342
343/* init ram */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200344#define CONFIG_SYS_IBAT1L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW | BATL_MEMCOHERENCE)
345#define CONFIG_SYS_IBAT1U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
346#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
347#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
wdenkc6097192002-11-03 00:24:07 +0000348
349/* PCI0, PCI1 in one BAT */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200350#define CONFIG_SYS_IBAT2L BATL_NO_ACCESS
351#define CONFIG_SYS_IBAT2U CONFIG_SYS_DBAT2U
352#define CONFIG_SYS_DBAT2L (CONFIG_SYS_PCI0_MEM_BASE | BATL_CACHEINHIBIT | BATL_PP_RW | BATL_GUARDEDSTORAGE)
353#define CONFIG_SYS_DBAT2U (CONFIG_SYS_PCI0_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
wdenkc6097192002-11-03 00:24:07 +0000354
355/* GT regs, bootrom, all the devices, PCI I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200356#define CONFIG_SYS_IBAT3L (CONFIG_SYS_MISC_REGION_BASE | BATL_CACHEINHIBIT | BATL_PP_RW)
357#define CONFIG_SYS_IBAT3U (CONFIG_SYS_MISC_REGION_BASE | BATU_VS | BATU_VP | BATU_BL_256M)
358#define CONFIG_SYS_DBAT3L (CONFIG_SYS_MISC_REGION_BASE | BATL_CACHEINHIBIT | BATL_PP_RW | BATL_GUARDEDSTORAGE)
359#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
wdenkc6097192002-11-03 00:24:07 +0000360
361/* I2C speed and slave address (for compatability) defaults */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200362#define CONFIG_SYS_I2C_SPEED 400000
363#define CONFIG_SYS_I2C_SLAVE 0x7F
wdenkc6097192002-11-03 00:24:07 +0000364
365/* I2C addresses for the two DIMM SPD chips */
366#ifndef CONFIG_EVB64260_750CX
367#define DIMM0_I2C_ADDR 0x56
368#define DIMM1_I2C_ADDR 0x54
369#else /* CONFIG_EVB64260_750CX - only has 1 DIMM */
370#define DIMM0_I2C_ADDR 0x54
371#define DIMM1_I2C_ADDR 0x54
372#endif
373
374/*
375 * For booting Linux, the board info and command line data
376 * have to be in the first 8 MB of memory, since this is
377 * the maximum mapped by the Linux kernel during initialization.
378 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200379#define CONFIG_SYS_BOOTMAPSZ (8<<20) /* Initial Memory map for Linux */
wdenkc6097192002-11-03 00:24:07 +0000380
381/*-----------------------------------------------------------------------
382 * FLASH organization
383 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200384#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
385#define CONFIG_SYS_MAX_FLASH_SECT 67 /* max number of sectors on one chip */
wdenkc6097192002-11-03 00:24:07 +0000386
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200387#define CONFIG_SYS_EXTRA_FLASH_DEVICE DEVICE3 /* extra flash at device 3 */
388#define CONFIG_SYS_EXTRA_FLASH_WIDTH 4 /* 32 bit */
wdenkc6097192002-11-03 00:24:07 +0000389
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200390#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
391#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
392#define CONFIG_SYS_FLASH_CFI 1
wdenkc6097192002-11-03 00:24:07 +0000393
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200394#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200395#define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
396#define CONFIG_ENV_SECT_SIZE 0x10000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200397#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_MONITOR_LEN-CONFIG_ENV_SECT_SIZE)
wdenkc6097192002-11-03 00:24:07 +0000398
399/*-----------------------------------------------------------------------
400 * Cache Configuration
401 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200402#define CONFIG_SYS_CACHELINE_SIZE 32 /* For all MPC74xx CPUs */
Jon Loeligerdcaa7152007-07-07 20:56:05 -0500403#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200404#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
wdenkc6097192002-11-03 00:24:07 +0000405#endif
406
407/*-----------------------------------------------------------------------
408 * L2CR setup -- make sure this is right for your board!
wdenk1d0350e2002-11-11 21:14:20 +0000409 * look in include/74xx_7xx.h for the defines used here
wdenkc6097192002-11-03 00:24:07 +0000410 */
411
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200412#define CONFIG_SYS_L2
wdenkc6097192002-11-03 00:24:07 +0000413
414#ifdef CONFIG_750CX
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200415#define L2_INIT 0
wdenkc6097192002-11-03 00:24:07 +0000416#else
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200417#define L2_INIT (L2CR_L2SIZ_2M | L2CR_L2CLK_3 | L2CR_L2RAM_BURST | \
418 L2CR_L2OH_5 | L2CR_L2CTL | L2CR_L2WT)
wdenkc6097192002-11-03 00:24:07 +0000419#endif
420
421#define L2_ENABLE (L2_INIT | L2CR_L2E)
422
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200423#define CONFIG_SYS_BOARD_ASM_INIT 1
wdenkc6097192002-11-03 00:24:07 +0000424
425
426#endif /* __CONFIG_H */