blob: 79bea34173f641e6a3f8dd849c828352aff11e4d [file] [log] [blame]
wdenkd126bfb2003-04-10 11:18:18 +00001/*
Wolfgang Denk29f8f582008-08-09 23:17:32 +02002 * (C) Copyright 2000-2008
wdenkd126bfb2003-04-10 11:18:18 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_MPC860 1
37#define CONFIG_MPC860T 1
38#define CONFIG_MPC862 1
39
40#define CONFIG_TQM862L 1 /* ...on a TQM8xxL module */
41
Wolfgang Denk2ae18242010-10-06 09:05:45 +020042#define CONFIG_SYS_TEXT_BASE 0x40000000
43
wdenkd126bfb2003-04-10 11:18:18 +000044#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
Wolfgang Denk3cb7a482009-07-28 22:13:52 +020045#define CONFIG_SYS_SMC_RXBUFLEN 128
46#define CONFIG_SYS_MAXIDLE 10
wdenkd126bfb2003-04-10 11:18:18 +000047#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
48
wdenkae3af052003-08-07 22:18:11 +000049#define CONFIG_BOOTCOUNT_LIMIT
wdenkd126bfb2003-04-10 11:18:18 +000050
wdenkae3af052003-08-07 22:18:11 +000051#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
wdenkd126bfb2003-04-10 11:18:18 +000052
53#define CONFIG_BOARD_TYPES 1 /* support board types */
54
55#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +010056 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
wdenkd126bfb2003-04-10 11:18:18 +000057 "echo"
58
59#undef CONFIG_BOOTARGS
60
61#define CONFIG_EXTRA_ENV_SETTINGS \
wdenkae3af052003-08-07 22:18:11 +000062 "netdev=eth0\0" \
wdenkd126bfb2003-04-10 11:18:18 +000063 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010064 "nfsroot=${serverip}:${rootpath}\0" \
wdenkd126bfb2003-04-10 11:18:18 +000065 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010066 "addip=setenv bootargs ${bootargs} " \
67 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
68 ":${hostname}:${netdev}:off panic=1\0" \
wdenkd126bfb2003-04-10 11:18:18 +000069 "flash_nfs=run nfsargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010070 "bootm ${kernel_addr}\0" \
wdenkd126bfb2003-04-10 11:18:18 +000071 "flash_self=run ramargs addip;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010072 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
73 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
wdenkd126bfb2003-04-10 11:18:18 +000074 "rootpath=/opt/eldk/ppc_8xx\0" \
Wolfgang Denk29f8f582008-08-09 23:17:32 +020075 "hostname=TQM862L\0" \
76 "bootfile=TQM862L/uImage\0" \
Wolfgang Denkeb6da802007-09-16 02:39:35 +020077 "fdt_addr=40040000\0" \
78 "kernel_addr=40060000\0" \
79 "ramdisk_addr=40200000\0" \
Wolfgang Denk29f8f582008-08-09 23:17:32 +020080 "u-boot=TQM862L/u-image.bin\0" \
81 "load=tftp 200000 ${u-boot}\0" \
82 "update=prot off 40000000 +${filesize};" \
83 "era 40000000 +${filesize};" \
84 "cp.b 200000 40000000 ${filesize};" \
85 "sete filesize;save\0" \
wdenkd126bfb2003-04-10 11:18:18 +000086 ""
87#define CONFIG_BOOTCOMMAND "run flash_self"
88
89#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020090#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */
wdenkd126bfb2003-04-10 11:18:18 +000091
92#undef CONFIG_WATCHDOG /* watchdog disabled */
93
94#define CONFIG_STATUS_LED 1 /* Status LED enabled */
95
96#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
97
Jon Loeliger37d4bb72007-07-09 21:38:02 -050098/*
99 * BOOTP options
100 */
101#define CONFIG_BOOTP_SUBNETMASK
102#define CONFIG_BOOTP_GATEWAY
103#define CONFIG_BOOTP_HOSTNAME
104#define CONFIG_BOOTP_BOOTPATH
105#define CONFIG_BOOTP_BOOTFILESIZE
106
wdenkd126bfb2003-04-10 11:18:18 +0000107
108#define CONFIG_MAC_PARTITION
109#define CONFIG_DOS_PARTITION
110
111#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
112
wdenkd126bfb2003-04-10 11:18:18 +0000113
Jon Loeliger26946902007-07-04 22:30:50 -0500114/*
115 * Command line configuration.
116 */
117#include <config_cmd_default.h>
118
119#define CONFIG_CMD_ASKENV
120#define CONFIG_CMD_DATE
121#define CONFIG_CMD_DHCP
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200122#define CONFIG_CMD_ELF
Wolfgang Denk9a63b7f2009-02-21 21:51:21 +0100123#define CONFIG_CMD_EXT2
Jon Loeliger26946902007-07-04 22:30:50 -0500124#define CONFIG_CMD_IDE
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200125#define CONFIG_CMD_JFFS2
Jon Loeliger26946902007-07-04 22:30:50 -0500126#define CONFIG_CMD_NFS
127#define CONFIG_CMD_SNTP
128
wdenkd126bfb2003-04-10 11:18:18 +0000129
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200130#define CONFIG_NETCONSOLE
131
132
wdenkd126bfb2003-04-10 11:18:18 +0000133/*
134 * Miscellaneous configurable options
135 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200136#define CONFIG_SYS_LONGHELP /* undef to save memory */
137#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
wdenkd126bfb2003-04-10 11:18:18 +0000138
Wolfgang Denk2751a952006-10-28 02:29:14 +0200139#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200140#define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */
141#ifdef CONFIG_SYS_HUSH_PARSER
142#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
wdenkd126bfb2003-04-10 11:18:18 +0000143#endif
144
Jon Loeliger26946902007-07-04 22:30:50 -0500145#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenkd126bfb2003-04-10 11:18:18 +0000147#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200148#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenkd126bfb2003-04-10 11:18:18 +0000149#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
151#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
152#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenkd126bfb2003-04-10 11:18:18 +0000153
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
155#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenkd126bfb2003-04-10 11:18:18 +0000156
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenkd126bfb2003-04-10 11:18:18 +0000158
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenkd126bfb2003-04-10 11:18:18 +0000160
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenkd126bfb2003-04-10 11:18:18 +0000162
163/*
164 * Low Level Configuration Settings
165 * (address mappings, register initial values, etc.)
166 * You should know what you are doing if you make changes here.
167 */
168/*-----------------------------------------------------------------------
169 * Internal Memory Mapped Register
170 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171#define CONFIG_SYS_IMMR 0xFFF00000
wdenkd126bfb2003-04-10 11:18:18 +0000172
173/*-----------------------------------------------------------------------
174 * Definitions for initial stack pointer and data area (in DPRAM)
175 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR
Wolfgang Denk553f0982010-10-26 13:32:32 +0200177#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200178#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenkd126bfb2003-04-10 11:18:18 +0000180
181/*-----------------------------------------------------------------------
182 * Start addresses for the final memory configuration
183 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200184 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenkd126bfb2003-04-10 11:18:18 +0000185 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#define CONFIG_SYS_SDRAM_BASE 0x00000000
187#define CONFIG_SYS_FLASH_BASE 0x40000000
188#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
189#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
190#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenkd126bfb2003-04-10 11:18:18 +0000191
192/*
193 * For booting Linux, the board info and command line data
194 * have to be in the first 8 MB of memory, since this is
195 * the maximum mapped by the Linux kernel during initialization.
196 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenkd126bfb2003-04-10 11:18:18 +0000198
199/*-----------------------------------------------------------------------
200 * FLASH organization
201 */
wdenkd126bfb2003-04-10 11:18:18 +0000202
Martin Krausee318d9e2007-09-27 11:10:08 +0200203/* use CFI flash driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200204#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +0200205#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
207#define CONFIG_SYS_FLASH_EMPTY_INFO
208#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
209#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
210#define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
wdenkd126bfb2003-04-10 11:18:18 +0000211
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200212#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200213#define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
214#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
wdenkd126bfb2003-04-10 11:18:18 +0000215
216/* Address and size of Redundant Environment Sector */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200217#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
218#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
wdenkd126bfb2003-04-10 11:18:18 +0000219
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
Wolfgang Denk67c31032007-09-16 17:10:04 +0200221
Wolfgang Denk7c803be2008-09-16 18:02:19 +0200222#define CONFIG_MISC_INIT_R /* Make sure to remap flashes correctly */
223
wdenkd126bfb2003-04-10 11:18:18 +0000224/*-----------------------------------------------------------------------
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200225 * Dynamic MTD partition support
226 */
Stefan Roese68d7d652009-03-19 13:30:36 +0100227#define CONFIG_CMD_MTDPARTS
Stefan Roese942556a2009-05-12 14:32:58 +0200228#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
229#define CONFIG_FLASH_CFI_MTD
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200230#define MTDIDS_DEFAULT "nor0=TQM8xxL-0"
231
232#define MTDPARTS_DEFAULT "mtdparts=TQM8xxL-0:256k(u-boot)," \
233 "128k(dtb)," \
234 "1664k(kernel)," \
235 "2m(rootfs)," \
Wolfgang Denkcd829192008-08-12 16:08:38 +0200236 "4m(data)"
Wolfgang Denk29f8f582008-08-09 23:17:32 +0200237
238/*-----------------------------------------------------------------------
wdenkd126bfb2003-04-10 11:18:18 +0000239 * Hardware Information Block
240 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200241#define CONFIG_SYS_HWINFO_OFFSET 0x0003FFC0 /* offset of HW Info block */
242#define CONFIG_SYS_HWINFO_SIZE 0x00000040 /* size of HW Info block */
243#define CONFIG_SYS_HWINFO_MAGIC 0x54514D38 /* 'TQM8' */
wdenkd126bfb2003-04-10 11:18:18 +0000244
245/*-----------------------------------------------------------------------
246 * Cache Configuration
247 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200248#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
Jon Loeliger26946902007-07-04 22:30:50 -0500249#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200250#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */
wdenkd126bfb2003-04-10 11:18:18 +0000251#endif
252
253/*-----------------------------------------------------------------------
254 * SYPCR - System Protection Control 11-9
255 * SYPCR can only be written once after reset!
256 *-----------------------------------------------------------------------
257 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
258 */
259#if defined(CONFIG_WATCHDOG)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
wdenkd126bfb2003-04-10 11:18:18 +0000261 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
262#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200263#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
wdenkd126bfb2003-04-10 11:18:18 +0000264#endif
265
266/*-----------------------------------------------------------------------
267 * SIUMCR - SIU Module Configuration 11-6
268 *-----------------------------------------------------------------------
269 * PCMCIA config., multi-function pin tri-state
270 */
271#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200272#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
wdenkd126bfb2003-04-10 11:18:18 +0000273#else /* we must activate GPL5 in the SIUMCR for CAN */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200274#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
wdenkd126bfb2003-04-10 11:18:18 +0000275#endif /* CONFIG_CAN_DRIVER */
276
277/*-----------------------------------------------------------------------
278 * TBSCR - Time Base Status and Control 11-26
279 *-----------------------------------------------------------------------
280 * Clear Reference Interrupt Status, Timebase freezing enabled
281 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200282#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
wdenkd126bfb2003-04-10 11:18:18 +0000283
284/*-----------------------------------------------------------------------
285 * RTCSC - Real-Time Clock Status and Control Register 11-27
286 *-----------------------------------------------------------------------
287 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200288#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
wdenkd126bfb2003-04-10 11:18:18 +0000289
290/*-----------------------------------------------------------------------
291 * PISCR - Periodic Interrupt Status and Control 11-31
292 *-----------------------------------------------------------------------
293 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
294 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200295#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF)
wdenkd126bfb2003-04-10 11:18:18 +0000296
297/*-----------------------------------------------------------------------
298 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
299 *-----------------------------------------------------------------------
300 * Reset PLL lock status sticky bit, timer expired status bit and timer
301 * interrupt status bit
wdenkd126bfb2003-04-10 11:18:18 +0000302 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200303#define CONFIG_SYS_PLPRCR (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
wdenkd126bfb2003-04-10 11:18:18 +0000304
305/*-----------------------------------------------------------------------
306 * SCCR - System Clock and reset Control Register 15-27
307 *-----------------------------------------------------------------------
308 * Set clock output, timebase and RTC source and divider,
309 * power management and some other internal clocks
310 */
311#define SCCR_MASK SCCR_EBDF11
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200312#define CONFIG_SYS_SCCR (SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
wdenkd126bfb2003-04-10 11:18:18 +0000313 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
314 SCCR_DFALCD00)
wdenkd126bfb2003-04-10 11:18:18 +0000315
316/*-----------------------------------------------------------------------
317 * PCMCIA stuff
318 *-----------------------------------------------------------------------
319 *
320 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200321#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000)
322#define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 )
323#define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000)
324#define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 )
325#define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000)
326#define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 )
327#define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000)
328#define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 )
wdenkd126bfb2003-04-10 11:18:18 +0000329
330/*-----------------------------------------------------------------------
331 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
332 *-----------------------------------------------------------------------
333 */
334
335#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
336
337#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
338#undef CONFIG_IDE_LED /* LED for ide not supported */
339#undef CONFIG_IDE_RESET /* reset for ide not supported */
340
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200341#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
342#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
wdenkd126bfb2003-04-10 11:18:18 +0000343
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200344#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
wdenkd126bfb2003-04-10 11:18:18 +0000345
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200346#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
wdenkd126bfb2003-04-10 11:18:18 +0000347
348/* Offset for data I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200349#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenkd126bfb2003-04-10 11:18:18 +0000350
351/* Offset for normal register accesses */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200352#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
wdenkd126bfb2003-04-10 11:18:18 +0000353
354/* Offset for alternate registers */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200355#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
wdenkd126bfb2003-04-10 11:18:18 +0000356
357/*-----------------------------------------------------------------------
358 *
359 *-----------------------------------------------------------------------
360 *
361 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200362#define CONFIG_SYS_DER 0
wdenkd126bfb2003-04-10 11:18:18 +0000363
364/*
365 * Init Memory Controller:
366 *
367 * BR0/1 and OR0/1 (FLASH)
368 */
369
370#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
wdenk71f95112003-06-15 22:40:42 +0000371#define FLASH_BASE1_PRELIM 0x60000000 /* FLASH bank #1 */
wdenkd126bfb2003-04-10 11:18:18 +0000372
373/* used to re-map FLASH both when starting from SRAM or FLASH:
374 * restrict access enough to keep SRAM working (if any)
375 * but not too much to meddle with FLASH accesses
376 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200377#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */
378#define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
wdenkd126bfb2003-04-10 11:18:18 +0000379
380/*
381 * FLASH timing:
382 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200383#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
wdenkd126bfb2003-04-10 11:18:18 +0000384 OR_SCY_3_CLK | OR_EHTR | OR_BI)
wdenkd126bfb2003-04-10 11:18:18 +0000385
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200386#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
387#define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
388#define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
wdenkd126bfb2003-04-10 11:18:18 +0000389
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200390#define CONFIG_SYS_OR1_REMAP CONFIG_SYS_OR0_REMAP
391#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
392#define CONFIG_SYS_BR1_PRELIM ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
wdenkd126bfb2003-04-10 11:18:18 +0000393
394/*
395 * BR2/3 and OR2/3 (SDRAM)
396 *
397 */
398#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
399#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
400#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
401
402/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200403#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00
wdenkd126bfb2003-04-10 11:18:18 +0000404
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200405#define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
406#define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenkd126bfb2003-04-10 11:18:18 +0000407
408#ifndef CONFIG_CAN_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200409#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
410#define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
wdenkd126bfb2003-04-10 11:18:18 +0000411#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200412#define CONFIG_SYS_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
413#define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
414#define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
415#define CONFIG_SYS_BR3_CAN ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
wdenkd126bfb2003-04-10 11:18:18 +0000416 BR_PS_8 | BR_MS_UPMB | BR_V )
417#endif /* CONFIG_CAN_DRIVER */
418
419/*
420 * Memory Periodic Timer Prescaler
421 *
422 * The Divider for PTA (refresh timer) configuration is based on an
423 * example SDRAM configuration (64 MBit, one bank). The adjustment to
424 * the number of chip selects (NCS) and the actually needed refresh
425 * rate is done by setting MPTPR.
426 *
427 * PTA is calculated from
428 * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
429 *
430 * gclk CPU clock (not bus clock!)
431 * Trefresh Refresh cycle * 4 (four word bursts used)
432 *
433 * 4096 Rows from SDRAM example configuration
434 * 1000 factor s -> ms
435 * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
436 * 4 Number of refresh cycles per period
437 * 64 Refresh cycle in ms per number of rows
438 * --------------------------------------------
439 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
440 *
wdenk73a8b272003-06-05 19:27:42 +0000441 * 50 MHz => 50.000.000 / Divider = 98
442 * 66 Mhz => 66.000.000 / Divider = 129
443 * 80 Mhz => 80.000.000 / Divider = 156
444 * 100 Mhz => 100.000.000 / Divider = 195
wdenkd126bfb2003-04-10 11:18:18 +0000445 */
wdenke9132ea2004-04-24 23:23:30 +0000446
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200447#define CONFIG_SYS_PTA_PER_CLK ((4096 * 32 * 1000) / (4 * 64))
448#define CONFIG_SYS_MAMR_PTA 98
wdenkd126bfb2003-04-10 11:18:18 +0000449
450/*
451 * For 16 MBit, refresh rates could be 31.3 us
452 * (= 64 ms / 2K = 125 / quad bursts).
453 * For a simpler initialization, 15.6 us is used instead.
454 *
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200455 * #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
456 * #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
wdenkd126bfb2003-04-10 11:18:18 +0000457 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200458#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
459#define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
wdenkd126bfb2003-04-10 11:18:18 +0000460
461/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200462#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
463#define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
wdenkd126bfb2003-04-10 11:18:18 +0000464
465/*
466 * MAMR settings for SDRAM
467 */
468
469/* 8 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200470#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenkd126bfb2003-04-10 11:18:18 +0000471 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
472 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
473/* 9 column SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200474#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
wdenkd126bfb2003-04-10 11:18:18 +0000475 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
476 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
477
wdenkd126bfb2003-04-10 11:18:18 +0000478#define CONFIG_SCC1_ENET
479#define CONFIG_FEC_ENET
Heiko Schocher48690d82010-07-20 17:45:02 +0200480#define CONFIG_ETHPRIME "SCC"
wdenkd126bfb2003-04-10 11:18:18 +0000481
Heiko Schocher7026ead2010-02-09 15:50:27 +0100482/* pass open firmware flat tree */
483#define CONFIG_OF_LIBFDT 1
484#define CONFIG_OF_BOARD_SETUP 1
485#define CONFIG_HWCONFIG 1
486
wdenkd126bfb2003-04-10 11:18:18 +0000487#endif /* __CONFIG_H */