blob: 3edd27a3ebd101443f439d26857c35acda5cb9e0 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2 * (C) Copyright 2001
3 * Rob Taylor, Flying Pig Systems. robt@flyingpig.com.
4 *
Wolfgang Denkd87080b2006-03-31 18:32:53 +02005 * (C) Copyright 2001-2006
wdenkc6097192002-11-03 00:24:07 +00006 * Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
7
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#include <common.h>
28#include <mpc824x.h>
29#include <asm/processor.h>
30#include <pci.h>
31
Wolfgang Denkd87080b2006-03-31 18:32:53 +020032DECLARE_GLOBAL_DATA_PTR;
33
wdenkc6097192002-11-03 00:24:07 +000034#define BOARD_REV_REG 0xFE80002B
35
36int checkboard (void)
37{
wdenkc6097192002-11-03 00:24:07 +000038 char revision = *(volatile char *)(BOARD_REV_REG);
39 char buf[32];
40
41 puts ("Board: CU824 ");
42 printf("Revision %d ", revision);
43 printf("Local Bus at %s MHz\n", strmhz(buf, gd->bus_clk));
44
45 return 0;
46}
47
48long int initdram(int board_type)
49{
wdenkc83bf6a2004-01-06 22:38:14 +000050 long size;
51 long new_bank0_end;
52 long mear1;
53 long emear1;
wdenkc6097192002-11-03 00:24:07 +000054
wdenkc83bf6a2004-01-06 22:38:14 +000055 size = get_ram_size(CFG_SDRAM_BASE, CFG_MAX_RAM_SIZE);
wdenkc6097192002-11-03 00:24:07 +000056
wdenkc83bf6a2004-01-06 22:38:14 +000057 new_bank0_end = size - 1;
58 mear1 = mpc824x_mpc107_getreg(MEAR1);
59 emear1 = mpc824x_mpc107_getreg(EMEAR1);
60 mear1 = (mear1 & 0xFFFFFF00) |
61 ((new_bank0_end & MICR_ADDR_MASK) >> MICR_ADDR_SHIFT);
62 emear1 = (emear1 & 0xFFFFFF00) |
63 ((new_bank0_end & MICR_ADDR_MASK) >> MICR_EADDR_SHIFT);
64 mpc824x_mpc107_setreg(MEAR1, mear1);
65 mpc824x_mpc107_setreg(EMEAR1, emear1);
wdenkc6097192002-11-03 00:24:07 +000066
wdenkc83bf6a2004-01-06 22:38:14 +000067 return (size);
wdenkc6097192002-11-03 00:24:07 +000068}
69
70/*
71 * Initialize PCI Devices, report devices found.
72 */
73#ifndef CONFIG_PCI_PNP
74static struct pci_config_table pci_sandpoint_config_table[] = {
wdenk3bac3512003-03-12 10:41:04 +000075 { PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, 0x0f, PCI_ANY_ID,
76 pci_cfgfunc_config_device, { PCI_ENET0_IOADDR,
77 PCI_ENET0_MEMADDR,
78 PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER }},
79
wdenkc6097192002-11-03 00:24:07 +000080 { }
81};
82#endif
83
84struct pci_controller hose = {
85#ifndef CONFIG_PCI_PNP
86 config_table: pci_sandpoint_config_table,
87#endif
88};
89
stroesead10dd92003-02-14 11:21:23 +000090void pci_init_board(void)
wdenkc6097192002-11-03 00:24:07 +000091{
92 pci_mpc824x_init(&hose);
93}