blob: f7b96e48258e0350e740366a72d1a45924c8432c [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Stefano Babic8be4f402016-06-06 11:19:42 +02002/*
3 * Copyright (C) Stefano Babic <sbabic@denx.de>
4 *
5 * Configuration settings for the E+L i.MX6Q DO82 board.
Stefano Babic8be4f402016-06-06 11:19:42 +02006 */
7
8#ifndef __EL6Q_COMMON_CONFIG_H
9#define __EL6Q_COMMON_CONFIG_H
10
Simon Glass1af3c7f2020-05-10 11:40:09 -060011#include <linux/stringify.h>
12
Stefano Babic8be4f402016-06-06 11:19:42 +020013#define CONFIG_BOARD_NAME EL6Q
14
Stefano Babic8be4f402016-06-06 11:19:42 +020015#include "mx6_common.h"
16
17#define CONFIG_IMX_THERMAL
18
19/* Size of malloc() pool */
20#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
21
Stefano Babic8be4f402016-06-06 11:19:42 +020022#define CONFIG_MXC_UART
23
24#ifdef CONFIG_SPL
Stefano Babic8be4f402016-06-06 11:19:42 +020025#include "imx6_spl.h"
26#endif
27
28/* MMC Configs */
29#define CONFIG_SYS_FSL_ESDHC_ADDR 0
30#define CONFIG_SYS_FSL_USDHC_NUM 2
31
32/* I2C config */
33#define CONFIG_SYS_I2C
34#define CONFIG_SYS_I2C_MXC
35#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
36#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
37#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
38#define CONFIG_SYS_I2C_SPEED 100000
39
40/* PMIC */
41#define CONFIG_POWER
42#define CONFIG_POWER_I2C
43#define CONFIG_POWER_PFUZE100
44#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
45
46/* Commands */
Stefano Babic8be4f402016-06-06 11:19:42 +020047
48/* allow to overwrite serial and ethaddr */
49#define CONFIG_ENV_OVERWRITE
50#define CONFIG_MXC_UART_BASE UART2_BASE
Stefano Babic8be4f402016-06-06 11:19:42 +020051
Stefano Babic8be4f402016-06-06 11:19:42 +020052#define CONFIG_BOARD_NAME EL6Q
53
Stefano Babic8be4f402016-06-06 11:19:42 +020054#define CONFIG_EXTRA_ENV_SETTINGS \
55 "board="__stringify(CONFIG_BOARD_NAME)"\0" \
56 "cma_size="__stringify(EL6Q_CMA_SIZE)"\0" \
57 "chp_size="__stringify(EL6Q_COHERENT_POOL_SIZE)"\0" \
Simon Glass12ca05a2016-10-17 20:12:39 -060058 "console=" CONSOLE_DEV "\0" \
Stefano Babic8be4f402016-06-06 11:19:42 +020059 "fdtfile=undefined\0" \
60 "fdt_high=0xffffffff\0" \
61 "fdt_addr_r=0x18000000\0" \
62 "fdt_addr=0x18000000\0" \
63 "findfdt=setenv fdtfile " CONFIG_DEFAULT_FDT_FILE "\0" \
64 "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
65 "scriptaddr=" __stringify(CONFIG_LOADADDR) "\0" \
66 "pxefile_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
67 BOOTENV
68
69#define BOOT_TARGET_DEVICES(func) \
70 func(MMC, mmc, 0) \
71 func(MMC, mmc, 1) \
72 func(PXE, PXE, na) \
73 func(DHCP, dhcp, na)
74
Stefano Babic8be4f402016-06-06 11:19:42 +020075#include <config_distro_bootcmd.h>
76
77#define CONFIG_ARP_TIMEOUT 200UL
78
Stefano Babic8be4f402016-06-06 11:19:42 +020079/* Physical Memory Map */
Stefano Babic8be4f402016-06-06 11:19:42 +020080#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
81
82#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
83#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
84#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
85
86#define CONFIG_SYS_INIT_SP_OFFSET \
87 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
88#define CONFIG_SYS_INIT_SP_ADDR \
89 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
90
Masahiro Yamadae856bdc2017-02-11 22:43:54 +090091/* environment organization */
Stefano Babic8be4f402016-06-06 11:19:42 +020092
Stefano Babic8be4f402016-06-06 11:19:42 +020093#if defined(CONFIG_ENV_IS_IN_MMC)
94#define CONFIG_SYS_MMC_ENV_DEV 1
95#define CONFIG_SYS_MMC_ENV_PART 2
Stefano Babic8be4f402016-06-06 11:19:42 +020096#endif
97
98#endif /* __EL6Q_COMMON_CONFIG_H */