blob: b3ec43073cc65922c694d84cec810847ae23d0a4 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Alexander Graffa08d392014-04-11 17:09:45 +02002/*
3 * Copyright 2011-2014 Freescale Semiconductor, Inc.
Alexander Graffa08d392014-04-11 17:09:45 +02004 */
5
6/*
7 * Corenet DS style board configuration file
8 */
9#ifndef __QEMU_PPCE500_H
10#define __QEMU_PPCE500_H
11
Alexander Graffa08d392014-04-11 17:09:45 +020012#define CONFIG_SYS_MPC85XX_NO_RESETVEC
13
14#define CONFIG_SYS_RAMBOOT
15
Alexander Graffa08d392014-04-11 17:09:45 +020016#define CONFIG_PCI1 1 /* PCI controller 1 */
17#define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
18#define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
19
20#define CONFIG_ENV_OVERWRITE
21
22#define CONFIG_ENABLE_36BIT_PHYS
23
Alexander Graffa08d392014-04-11 17:09:45 +020024/* Needed to fill the ccsrbar pointer */
Alexander Graffa08d392014-04-11 17:09:45 +020025
26/* Virtual address to CCSRBAR */
27#define CONFIG_SYS_CCSRBAR 0xe0000000
28/* Physical address should be a function call */
29#ifndef __ASSEMBLY__
30extern unsigned long long get_phys_ccsrbar_addr_early(void);
Alexander Grafe8349752015-03-07 02:10:09 +010031#define CONFIG_SYS_CCSRBAR_PHYS_HIGH (get_phys_ccsrbar_addr_early() >> 32)
32#define CONFIG_SYS_CCSRBAR_PHYS_LOW get_phys_ccsrbar_addr_early()
33#else
34#define CONFIG_SYS_CCSRBAR_PHYS_HIGH 0x0
35#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
Alexander Graffa08d392014-04-11 17:09:45 +020036#endif
Alexander Grafe8349752015-03-07 02:10:09 +010037
Alexander Graffa08d392014-04-11 17:09:45 +020038/* Virtual address range for PCI region maps */
39#define CONFIG_SYS_PCI_MAP_START 0x80000000
40#define CONFIG_SYS_PCI_MAP_END 0xe8000000
41
42/* Virtual address to a temporary map if we need it (max 128MB) */
43#define CONFIG_SYS_TMPVIRT 0xe8000000
44
45/*
46 * DDR Setup
47 */
48#define CONFIG_VERY_BIG_RAM
49#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
50#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
51
52#define CONFIG_CHIP_SELECTS_PER_CTRL 0
53
54#define CONFIG_SYS_CLK_FREQ 33000000
55
Alexander Graffa08d392014-04-11 17:09:45 +020056#define CONFIG_SYS_BOOT_BLOCK 0x00000000 /* boot TLB */
57
58#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
59
Alexander Graffa08d392014-04-11 17:09:45 +020060#define CONFIG_HWCONFIG
61
62#define CONFIG_SYS_INIT_RAM_ADDR 0x00100000
63#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0x0
64#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0x00100000
65/* The assembler doesn't like typecast */
66#define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
67 ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
68 CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
69#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
70
71#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
72 GENERATED_GBL_DATA_SIZE)
73#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
74
75#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
76#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
77
Alexander Graffa08d392014-04-11 17:09:45 +020078#define CONFIG_SYS_NS16550_SERIAL
79#define CONFIG_SYS_NS16550_REG_SIZE 1
80#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0))
81
82#define CONFIG_SYS_BAUDRATE_TABLE \
83 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
84
85#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
86#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
87
Alexander Graffa08d392014-04-11 17:09:45 +020088/*
89 * General PCI
90 * Memory space is mapped 1-1, but I/O space must start from 0.
91 */
92
93#ifdef CONFIG_PCI
94#define CONFIG_PCI_INDIRECT_BRIDGE
Alexander Graffa08d392014-04-11 17:09:45 +020095
96#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
Alexander Graffa08d392014-04-11 17:09:45 +020097#endif /* CONFIG_PCI */
98
99#define CONFIG_LBA48
Alexander Graffa08d392014-04-11 17:09:45 +0200100
101/*
102 * Environment
103 */
Alexander Graffa08d392014-04-11 17:09:45 +0200104
105#define CONFIG_LOADS_ECHO /* echo on for serial download */
106
Alexander Graffa08d392014-04-11 17:09:45 +0200107/*
Alexander Graffa08d392014-04-11 17:09:45 +0200108 * Miscellaneous configurable options
109 */
Alexander Graffa08d392014-04-11 17:09:45 +0200110#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
Alexander Graffa08d392014-04-11 17:09:45 +0200111
112/*
113 * For booting Linux, the board info and command line data
114 * have to be in the first 64 MB of memory, since this is
115 * the maximum mapped by the Linux kernel during initialization.
116 */
117#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial map for Linux*/
118#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
119
120/*
121 * Environment Configuration
122 */
123#define CONFIG_ROOTPATH "/opt/nfsroot"
124#define CONFIG_BOOTFILE "uImage"
125#define CONFIG_UBOOTPATH "u-boot.bin" /* U-Boot image on TFTP server*/
126
127/* default location for tftp and bootm */
128#define CONFIG_LOADADDR 1000000
129
Alexander Graffa08d392014-04-11 17:09:45 +0200130#define CONFIG_BOOTCOMMAND \
131 "test -n \"$qemu_kernel_addr\" && bootm $qemu_kernel_addr - $fdt_addr_r\0"
132
133#endif /* __QEMU_PPCE500_H */