blob: 9c5bd648e3d4d82d756519b2fc1adde8e2b70eda [file] [log] [blame]
Dinh Nguyen77754402012-10-04 06:46:02 +00001/*
Pavel Machek5095ee02014-09-08 14:08:45 +02002 * Copyright (C) 2014 Marek Vasut <marex@denx.de>
Dinh Nguyen77754402012-10-04 06:46:02 +00003 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Dinh Nguyen77754402012-10-04 06:46:02 +00005 */
Pavel Machek5095ee02014-09-08 14:08:45 +02006#ifndef __CONFIG_SOCFPGA_CYCLONE5_H__
7#define __CONFIG_SOCFPGA_CYCLONE5_H__
Dinh Nguyen77754402012-10-04 06:46:02 +00008
Dinh Nguyen871c24b2015-11-23 17:27:17 -06009#include <asm/arch/base_addr_ac5.h>
Dinh Nguyen77754402012-10-04 06:46:02 +000010
Pavel Machek5095ee02014-09-08 14:08:45 +020011/* Memory configurations */
Marek Vasut47f9b4e2014-09-08 14:08:45 +020012#define PHYS_SDRAM_1_SIZE 0x40000000 /* 1GiB on SoCDK */
Dinh Nguyen77754402012-10-04 06:46:02 +000013
Marek Vasut47f9b4e2014-09-08 14:08:45 +020014/* Booting Linux */
Marek Vasut4c6d8b92015-07-22 06:18:19 +020015#define CONFIG_LOADADDR 0x01000000
Marek Vasut47f9b4e2014-09-08 14:08:45 +020016#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
17
Pavel Machek5095ee02014-09-08 14:08:45 +020018/* Ethernet on SoC (EMAC) */
Dinh Nguyen77754402012-10-04 06:46:02 +000019
Pavel Machek5095ee02014-09-08 14:08:45 +020020/* The rest of the configuration is shared */
21#include <configs/socfpga_common.h>
Dinh Nguyen77754402012-10-04 06:46:02 +000022
Pavel Machek5095ee02014-09-08 14:08:45 +020023#endif /* __CONFIG_SOCFPGA_CYCLONE5_H__ */