blob: 3ac4b0b78080e1928575326562e24674323ba738 [file] [log] [blame]
Mark Jonas3313e0e2008-03-10 11:37:10 +01001/*
2 * Configuation settings for MPR2
3 *
4 * Copyright (C) 2008
5 * Mark Jonas <mark.jonas@de.bosch.com>
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Mark Jonas3313e0e2008-03-10 11:37:10 +01008 */
9
10#ifndef __MPR2_H
11#define __MPR2_H
12
13/* Supported commands */
Mark Jonas3313e0e2008-03-10 11:37:10 +010014#define CONFIG_CMD_CACHE
Mark Jonas3313e0e2008-03-10 11:37:10 +010015
16/* Default environment variables */
17#define CONFIG_BAUDRATE 115200
18#define CONFIG_BOOTARGS "console=ttySC0,115200"
Joe Hershbergerb3f44c22011-10-13 13:03:48 +000019#define CONFIG_BOOTFILE "/boot/zImage"
Mark Jonas3313e0e2008-03-10 11:37:10 +010020#define CONFIG_LOADADDR 0x8E000000
21#define CONFIG_VERSION_VARIABLE
22
23/* CPU and platform */
Mark Jonas3313e0e2008-03-10 11:37:10 +010024#define CONFIG_CPU_SH7720 1
25#define CONFIG_MPR2 1
26
27/* U-Boot internals */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020028#define CONFIG_SYS_LONGHELP /* undef to save memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020029#define CONFIG_SYS_CBSIZE 256 /* Buffer size for input from the Console */
30#define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
31#define CONFIG_SYS_MAXARGS 16 /* max args accepted for monitor commands */
32#define CONFIG_SYS_BARGSIZE 512 /* Buffer size for Boot Arguments passed to kernel */
33#define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate settings for this board */
34#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 32 * 1024 * 1024)
35#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
36#define CONFIG_SYS_MONITOR_LEN (128 * 1024)
37#define CONFIG_SYS_MALLOC_LEN (256 * 1024)
Mark Jonas3313e0e2008-03-10 11:37:10 +010038
Nobuhiro Iwamatsub8256962011-01-17 21:13:49 +090039#define CONFIG_SYS_TEXT_BASE 0x8FFC0000
40
Mark Jonas3313e0e2008-03-10 11:37:10 +010041/* Memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020042#define CONFIG_SYS_SDRAM_BASE 0x8C000000
43#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
44#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
45#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
Mark Jonas3313e0e2008-03-10 11:37:10 +010046
47/* Flash */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020048#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +020049#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020050#define CONFIG_SYS_FLASH_EMPTY_INFO
51#define CONFIG_SYS_FLASH_BASE 0xA0000000
52#define CONFIG_SYS_MAX_FLASH_SECT 256
53#define CONFIG_SYS_MAX_FLASH_BANKS 1
54#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +020055#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020056#define CONFIG_ENV_SECT_SIZE (128 * 1024)
57#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020058#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
59#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
60#define CONFIG_SYS_FLASH_WRITE_TOUT 500
Mark Jonas3313e0e2008-03-10 11:37:10 +010061
62/* Clocks */
63#define CONFIG_SYS_CLK_FREQ 24000000
Nobuhiro Iwamatsu684a5012013-08-21 16:11:21 +090064#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
65#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Jean-Christophe PLAGNIOL-VILLARDbe45c632009-06-04 12:06:48 +020066#define CONFIG_SYS_TMU_CLK_DIV 4 /* 4 (default), 16, 64, 256 or 1024 */
Mark Jonas3313e0e2008-03-10 11:37:10 +010067
68/* UART */
Jean-Christophe PLAGNIOL-VILLARD6c58a032008-08-13 01:40:38 +020069#define CONFIG_SCIF_CONSOLE 1
Mark Jonas3313e0e2008-03-10 11:37:10 +010070#define CONFIG_CONS_SCIF0 1
71
72#endif /* __MPR2_H */