blob: 2438318fca528343090f321cb84d245552b95c50 [file] [log] [blame]
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +09001/*
2 * Configuation settings for the Renesas SH7763RDP board
3 *
4 * Copyright (C) 2008 Renesas Solutions Corp.
5 * Copyright (C) 2008 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +09008 */
9
10#ifndef __SH7763RDP_H
11#define __SH7763RDP_H
12
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090013#define CONFIG_CPU_SH7763 1
14#define CONFIG_SH7763RDP 1
15#define __LITTLE_ENDIAN 1
16
17/*
18 * Command line configuration.
19 */
20#define CONFIG_CMD_SDRAM
21#define CONFIG_CMD_FLASH
22#define CONFIG_CMD_MEMORY
Nobuhiro Iwamatsuba932442008-08-08 16:30:23 +090023#define CONFIG_CMD_NET
Yoshihiro Shimodac8ceca92011-10-31 10:44:18 +090024#define CONFIG_CMD_MII
Nobuhiro Iwamatsuba932442008-08-08 16:30:23 +090025#define CONFIG_CMD_PING
Mike Frysingerbdab39d2009-01-28 19:08:14 -050026#define CONFIG_CMD_SAVEENV
Nobuhiro Iwamatsuba932442008-08-08 16:30:23 +090027#define CONFIG_CMD_NFS
28#define CONFIG_CMD_JFFS2
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090029
30#define CONFIG_BOOTDELAY -1
31#define CONFIG_BOOTARGS "console=ttySC2,115200 root=1f01"
32#define CONFIG_ENV_OVERWRITE 1
33
34#define CONFIG_VERSION_VARIABLE
35#undef CONFIG_SHOW_BOOT_PROGRESS
36
37/* SCIF */
Jean-Christophe PLAGNIOL-VILLARD6c58a032008-08-13 01:40:38 +020038#define CONFIG_SCIF_CONSOLE 1
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090039#define CONFIG_BAUDRATE 115200
40#define CONFIG_CONS_SCIF2 1
41
Nobuhiro Iwamatsu00cb2e32011-01-17 20:53:29 +090042#define CONFIG_SYS_TEXT_BASE 0x8FFC0000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020043#define CONFIG_SYS_LONGHELP /* undef to save memory */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020044#define CONFIG_SYS_CBSIZE 256 /* Buffer size for input from the Console */
45#define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
46#define CONFIG_SYS_MAXARGS 16 /* max args accepted for monitor commands */
47#define CONFIG_SYS_BARGSIZE 512 /* Buffer size for Boot Arguments
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090048 passed to kernel */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020049#define CONFIG_SYS_BAUDRATE_TABLE { 115200 } /* List of legal baudrate
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090050 settings for this board */
51
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090052/* SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020053#define CONFIG_SYS_SDRAM_BASE (0x8C000000)
54#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
55#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE)
56#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090057
58/* Flash(NOR) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020059#define CONFIG_SYS_FLASH_BASE (0xA0000000)
60#define CONFIG_SYS_FLASH_CFI_WIDTH (FLASH_CFI_16BIT)
61#define CONFIG_SYS_MAX_FLASH_BANKS (1)
62#define CONFIG_SYS_MAX_FLASH_SECT (520)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090063
64/* U-boot setting */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020065#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024)
66#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
67#define CONFIG_SYS_MONITOR_LEN (128 * 1024)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090068/* Size of DRAM reserved for malloc() use */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020069#define CONFIG_SYS_MALLOC_LEN (1024 * 1024)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020070#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090071
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020072#define CONFIG_SYS_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD00b18832008-08-13 01:40:42 +020073#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020074#undef CONFIG_SYS_FLASH_QUIET_TEST
75#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090076/* Timeout for Flash erase operations (in ms) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020077#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090078/* Timeout for Flash write operations (in ms) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020079#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090080/* Timeout for Flash set sector lock bit operations (in ms) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090082/* Timeout for Flash clear lock bit operations (in ms) */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020083#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090084/* Use hardware flash sectors protection instead of U-Boot software protection */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020085#undef CONFIG_SYS_FLASH_PROTECTION
86#undef CONFIG_SYS_DIRECT_FLASH_TFTP
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +020087#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020088#define CONFIG_ENV_SECT_SIZE (128 * 1024)
89#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020090#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + (1 * CONFIG_ENV_SECT_SIZE))
91/* Offset of env Flash sector relative to CONFIG_SYS_FLASH_BASE */
92#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR - CONFIG_SYS_FLASH_BASE)
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +020093#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020094#define CONFIG_ENV_ADDR_REDUND (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +090095
96/* Clock */
97#define CONFIG_SYS_CLK_FREQ 66666666
Nobuhiro Iwamatsu684a5012013-08-21 16:11:21 +090098#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
99#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Jean-Christophe PLAGNIOL-VILLARDbe45c632009-06-04 12:06:48 +0200100#define CONFIG_SYS_TMU_CLK_DIV (4) /* 4 (default), 16, 64, 256 or 1024 */
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +0900101
Nobuhiro Iwamatsuba932442008-08-08 16:30:23 +0900102/* Ether */
103#define CONFIG_SH_ETHER 1
104#define CONFIG_SH_ETHER_USE_PORT (1)
105#define CONFIG_SH_ETHER_PHY_ADDR (0x01)
Yoshihiro Shimodac8ceca92011-10-31 10:44:18 +0900106#define CONFIG_PHYLIB
107#define CONFIG_BITBANGMII
108#define CONFIG_BITBANGMII_MULTI
Nobuhiro Iwamatsua80a6612012-05-16 10:23:21 +0900109#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
Nobuhiro Iwamatsuba932442008-08-08 16:30:23 +0900110
Nobuhiro Iwamatsu7faddae2008-06-09 13:39:57 +0900111#endif /* __SH7763RDP_H */