Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 9319a756fffb0aae21adcd7caf8674411a22c165 / . / drivers / pinctrl / Kconfig
blob: 355aeae854d8dd554997b59ad66b1f8d380ff19f [file] [log] [blame]
Masahiro Yamadad90a5a32015-08-27 12:44:29 +0900[diff] [blame]1#
2# PINCTRL infrastructure and drivers
3#
4
5menu "Pin controllers"
6
7config PINCTRL
8 bool "Support pin controllers"
9 depends on DM
10 help
11 This enables the basic support for pinctrl framework. You may want
12 to enable some more options depending on what you want to do.
13
14config PINCTRL_FULL
15 bool "Support full pin controllers"
16 depends on PINCTRL && OF_CONTROL
17 default y
18 help
19 This provides Linux-compatible device tree interface for the pinctrl
20 subsystem. This feature depends on device tree configuration because
21 it parses a device tree to look for the pinctrl device which the
22 peripheral device is associated with.
23
24 If this option is disabled (it is the only possible choice for non-DT
25 boards), the pinctrl core provides no systematic mechanism for
26 identifying peripheral devices, applying needed pinctrl settings.
27 It is totally up to the implementation of each low-level driver.
28 You can save memory footprint in return for some limitations.
29
30config PINCTRL_GENERIC
31 bool "Support generic pin controllers"
32 depends on PINCTRL_FULL
33 default y
34 help
35 Say Y here if you want to use the pinctrl subsystem through the
36 generic DT interface. If enabled, some functions become available
37 to parse common properties such as "pins", "groups", "functions" and
38 some pin configuration parameters. It would be easier if you only
39 need the generic DT interface for pin muxing and pin configuration.
40 If you need to handle vendor-specific DT properties, you can disable
41 this option and implement your own set_state callback in the pinctrl
42 operations.
43
44config PINMUX
45 bool "Support pin multiplexing controllers"
46 depends on PINCTRL_GENERIC
47 default y
48 help
49 This option enables pin multiplexing through the generic pinctrl
Simon Glass458a0702015-08-30 16:55:12 -0600[diff] [blame]50 framework. Most SoCs have their own own multiplexing arrangement
51 where a single pin can be used for several functions. An SoC pinctrl
52 driver allows the required function to be selected for each pin.
53 The driver is typically controlled by the device tree.
Masahiro Yamadad90a5a32015-08-27 12:44:29 +0900[diff] [blame]54
55config PINCONF
56 bool "Support pin configuration controllers"
57 depends on PINCTRL_GENERIC
58 help
59 This option enables pin configuration through the generic pinctrl
60 framework.
61
62config SPL_PINCTRL
63 bool "Support pin controlloers in SPL"
64 depends on SPL && SPL_DM
65 help
66 This option is an SPL-variant of the PINCTRL option.
67 See the help of PINCTRL for details.
68
69config SPL_PINCTRL_FULL
70 bool "Support full pin controllers in SPL"
71 depends on SPL_PINCTRL && SPL_OF_CONTROL
72 default y
73 help
74 This option is an SPL-variant of the PINCTRL_FULL option.
75 See the help of PINCTRL_FULL for details.
76
77config SPL_PINCTRL_GENERIC
78 bool "Support generic pin controllers in SPL"
79 depends on SPL_PINCTRL_FULL
80 default y
81 help
82 This option is an SPL-variant of the PINCTRL_GENERIC option.
83 See the help of PINCTRL_GENERIC for details.
84
85config SPL_PINMUX
86 bool "Support pin multiplexing controllers in SPL"
87 depends on SPL_PINCTRL_GENERIC
88 default y
89 help
90 This option is an SPL-variant of the PINMUX option.
91 See the help of PINMUX for details.
Simon Glass458a0702015-08-30 16:55:12 -0600[diff] [blame]92 The pinctrl subsystem can add a substantial overhead to the SPL
93 image since it typically requires quite a few tables either in the
94 driver or in the device tree. If this is acceptable and you need
95 to adjust pin multiplexing in SPL in order to boot into U-Boot,
96 enable this option. You will need to enable device tree in SPL
97 for this to work.
Masahiro Yamadad90a5a32015-08-27 12:44:29 +0900[diff] [blame]98
99config SPL_PINCONF
100 bool "Support pin configuration controllers in SPL"
101 depends on SPL_PINCTRL_GENERIC
102 help
103 This option is an SPL-variant of the PINCONF option.
104 See the help of PINCONF for details.
105
106if PINCTRL || SPL_PINCTRL
107
Wills Wanga79d0642016-03-16 16:59:55 +0800[diff] [blame]108config AR933X_PINCTRL
109 bool "QCA/Athores ar933x pin control driver"
110 depends on DM && SOC_AR933X
111 help
112 Support pin multiplexing control on QCA/Athores ar933x SoCs.
113 The driver is controlled by a device tree node which contains
114 both the GPIO definitions and pin control functions for each
115 available multiplex function.
116
Wills Wangc1024532016-03-16 16:59:56 +0800[diff] [blame]117config QCA953X_PINCTRL
118 bool "QCA/Athores qca953x pin control driver"
119 depends on DM && SOC_QCA953X
120 help
121 Support pin multiplexing control on QCA/Athores qca953x SoCs.
122 The driver is controlled by a device tree node which contains
123 both the GPIO definitions and pin control functions for each
124 available multiplex function.
125
Heiko Stübner23c30422016-07-16 00:17:14 +0200[diff] [blame]126config ROCKCHIP_RK3036_PINCTRL
huang lin49ecaa92015-11-17 14:20:20 +0800[diff] [blame]127 bool "Rockchip rk3036 pin control driver"
128 depends on DM
129 help
130 Support pin multiplexing control on Rockchip rk3036 SoCs. The driver is
131 controlled by a device tree node which contains both the GPIO
132 definitions and pin control functions for each available multiplex
133 function.
134
Heiko Stübner155cd372017-02-18 19:46:31 +0100[diff] [blame]135config ROCKCHIP_RK3188_PINCTRL
Philipp Tomsichf3f1af92017-03-17 20:41:03 +0100[diff] [blame]136 bool "Rockchip rk3188 pin control driver"
Heiko Stübner155cd372017-02-18 19:46:31 +0100[diff] [blame]137 depends on DM
138 help
139 Support pin multiplexing control on Rockchip rk3188 SoCs. The driver
140 is controlled by a device tree node which contains both the GPIO
141 definitions and pin control functions for each available multiplex
142 function.
143
Heiko Stübner041cdb52016-07-16 00:17:15 +0200[diff] [blame]144config ROCKCHIP_RK3288_PINCTRL
Philipp Tomsichf3f1af92017-03-17 20:41:03 +0100[diff] [blame]145 bool "Rockchip rk3288 pin control driver"
Heiko Stübner041cdb52016-07-16 00:17:15 +0200[diff] [blame]146 depends on DM
147 help
148 Support pin multiplexing control on Rockchip rk3288 SoCs. The driver
149 is controlled by a device tree node which contains both the GPIO
150 definitions and pin control functions for each available multiplex
151 function.
152
Wenyou Yang9319a752017-03-23 12:44:37 +0800[diff] [blame^]153config PINCTRL_AT91
154 bool "AT91 pinctrl driver"
155 depends on DM
156 help
157 This option is to enable the AT91 pinctrl driver for AT91 PIO
158 controller. AT91 PIO controller is a combined gpio-controller,
159 pin-mux and pin-config module. Each I/O pin may be dedicated as
160 a general-purpose I/O or be assigned to a function of an embedded
161 peripheral. Each I/O pin has a glitch filter providing rejection of
162 glitches lower than one-half of peripheral clock cycle and
163 a debouncing filter providing rejection of unwanted pulses from key
164 or push button operations. You can also control the multi-driver
165 capability, pull-up and pull-down feature on each I/O pin.
166
Wenyou Yangac72e172016-07-20 17:16:27 +0800[diff] [blame]167config PINCTRL_AT91PIO4
168 bool "AT91 PIO4 pinctrl driver"
169 depends on DM
170 help
171 This option is to enable the AT91 pinctrl driver for AT91 PIO4
172 controller which is available on SAMA5D2 SoC.
173
Kever Yangd439a462017-02-23 15:37:53 +0800[diff] [blame]174config ROCKCHIP_RK3328_PINCTRL
Philipp Tomsichf3f1af92017-03-17 20:41:03 +0100[diff] [blame]175 bool "Rockchip rk3328 pin control driver"
Kever Yangd439a462017-02-23 15:37:53 +0800[diff] [blame]176 depends on DM
177 help
178 Support pin multiplexing control on Rockchip rk3328 SoCs. The driver
179 is controlled by a device tree node which contains both the GPIO
180 definitions and pin control functions for each available multiplex
181 function.
182
Kever Yanga2c08df2016-08-16 17:58:11 +0800[diff] [blame]183config ROCKCHIP_RK3399_PINCTRL
Philipp Tomsichf3f1af92017-03-17 20:41:03 +0100[diff] [blame]184 bool "Rockchip rk3399 pin control driver"
Kever Yanga2c08df2016-08-16 17:58:11 +0800[diff] [blame]185 depends on DM
186 help
187 Support pin multiplexing control on Rockchip rk3399 SoCs. The driver
188 is controlled by a device tree node which contains both the GPIO
189 definitions and pin control functions for each available multiplex
190 function.
191
Masahiro Yamada9c6a3c62015-08-27 12:44:30 +0900[diff] [blame]192config PINCTRL_SANDBOX
193 bool "Sandbox pinctrl driver"
194 depends on SANDBOX
195 help
196 This enables pinctrl driver for sandbox. Currently, this driver
197 actually does nothing but print debug messages when pinctrl
198 operations are invoked.
199
Purna Chandra Mandal5f266c62016-01-28 15:30:12 +0530[diff] [blame]200config PIC32_PINCTRL
201 bool "Microchip PIC32 pin-control and pin-mux driver"
202 depends on DM && MACH_PIC32
203 default y
204 help
205 Supports individual pin selection and configuration for each remappable
206 peripheral available on Microchip PIC32 SoCs. This driver is controlled
207 by a device tree node which contains both GPIO defintion and pin control
208 functions.
209
Patrice Chotard0c563102017-02-21 13:37:10 +0100[diff] [blame]210config PINCTRL_STI
211 bool "STMicroelectronics STi pin-control and pin-mux driver"
212 depends on DM && ARCH_STI
213 default y
214 help
215 Support pin multiplexing control on STMicrolectronics STi SoCs.
216 The driver is controlled by a device tree node which contains both
217 the GPIO definitions and pin control functions for each available multiplex
218 function.
219
Vikas Manocha94d53082017-02-12 10:25:49 -0800[diff] [blame]220config PINCTRL_STM32
221 bool "ST STM32 pin control driver"
222 depends on DM
223 help
224 Supports pin multiplexing control on stm32 SoCs. The driver is
225 controlled by a device tree node which contains both the GPIO
226 definitions and pin control functions for each available multiplex
227 function.
228
Felix Brack44d5c372017-03-22 11:26:44 +0100[diff] [blame]229config PINCTRL_SINGLE
230 bool "Single register pin-control and pin-multiplex driver"
231 depends on DM
232 help
233 This enables pinctrl driver for systems using a single register for
234 pin configuration and multiplexing. TI's AM335X SoCs are examples of
235 such systems.
236 Depending on the platform make sure to also enable OF_TRANSLATE and
237 eventually SPL_OF_TRANSLATE to get correct address translations.
238
Masahiro Yamadad90a5a32015-08-27 12:44:29 +0900[diff] [blame]239endif
240
Beniamino Galvani677b5352016-08-16 11:49:49 +0200[diff] [blame]241source "drivers/pinctrl/meson/Kconfig"
Peng Fan745df682016-02-03 10:06:07 +0800[diff] [blame]242source "drivers/pinctrl/nxp/Kconfig"
Masahiro Yamada5dc626f2015-09-11 20:17:32 +0900[diff] [blame]243source "drivers/pinctrl/uniphier/Kconfig"
Thomas Abraham16ca80a2016-04-23 22:18:08 +0530[diff] [blame]244source "drivers/pinctrl/exynos/Kconfig"
Konstantin Porotchkin656e6cc2016-12-08 12:22:29 +0200[diff] [blame]245source "drivers/pinctrl/mvebu/Kconfig"
Masahiro Yamada5dc626f2015-09-11 20:17:32 +0900[diff] [blame]246
Masahiro Yamadad90a5a32015-08-27 12:44:29 +0900[diff] [blame]247endmenu