blob: 5e7997c8698290488d1a0bf13355b7fc7ea1ebed [file] [log] [blame]
York Sune2b65ea2015-03-20 19:28:24 -07001/*
2 * Copyright 2015 Freescale Semiconductor
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6#include <common.h>
7#include <malloc.h>
8#include <errno.h>
9#include <netdev.h>
10#include <fsl_ifc.h>
11#include <fsl_ddr.h>
12#include <asm/io.h>
Yangbo Lu5a4d7442015-05-28 14:53:55 +053013#include <hwconfig.h>
York Sune2b65ea2015-03-20 19:28:24 -070014#include <fdt_support.h>
15#include <libfdt.h>
16#include <fsl_debug_server.h>
17#include <fsl-mc/fsl_mc.h>
18#include <environment.h>
19#include <i2c.h>
20#include <asm/arch-fsl-lsch3/soc.h>
21
22#include "../common/qixis.h"
23#include "ls2085ardb_qixis.h"
24
Yangbo Lu5a4d7442015-05-28 14:53:55 +053025#define PIN_MUX_SEL_SDHC 0x00
Haikun.Wang@freescale.com5989df72015-06-26 19:58:24 +080026#define PIN_MUX_SEL_DSPI 0x0a
Yangbo Lu5a4d7442015-05-28 14:53:55 +053027
28#define SET_SDHC_MUX_SEL(reg, value) ((reg & 0xf0) | value)
York Sune2b65ea2015-03-20 19:28:24 -070029DECLARE_GLOBAL_DATA_PTR;
30
Yangbo Lu5a4d7442015-05-28 14:53:55 +053031enum {
32 MUX_TYPE_SDHC,
Haikun.Wang@freescale.com5989df72015-06-26 19:58:24 +080033 MUX_TYPE_DSPI,
Yangbo Lu5a4d7442015-05-28 14:53:55 +053034};
35
York Sune2b65ea2015-03-20 19:28:24 -070036unsigned long long get_qixis_addr(void)
37{
38 unsigned long long addr;
39
40 if (gd->flags & GD_FLG_RELOC)
41 addr = QIXIS_BASE_PHYS;
42 else
43 addr = QIXIS_BASE_PHYS_EARLY;
44
45 /*
46 * IFC address under 256MB is mapped to 0x30000000, any address above
47 * is mapped to 0x5_10000000 up to 4GB.
48 */
49 addr = addr > 0x10000000 ? addr + 0x500000000ULL : addr + 0x30000000;
50
51 return addr;
52}
53
54int checkboard(void)
55{
56 u8 sw;
Prabhakar Kushwahaff1b8e32015-05-28 14:54:07 +053057 char buf[15];
58
59 cpu_name(buf);
60 printf("Board: %s-RDB, ", buf);
York Sune2b65ea2015-03-20 19:28:24 -070061
62 sw = QIXIS_READ(arch);
York Sune2b65ea2015-03-20 19:28:24 -070063 printf("Board Arch: V%d, ", sw >> 4);
Prabhakar Kushwaha27df54b2015-05-28 14:54:04 +053064 printf("Board version: %c, boot from ", (sw & 0xf) + 'A');
York Sune2b65ea2015-03-20 19:28:24 -070065
66 sw = QIXIS_READ(brdcfg[0]);
67 sw = (sw & QIXIS_LBMAP_MASK) >> QIXIS_LBMAP_SHIFT;
68
69 if (sw < 0x8)
70 printf("vBank: %d\n", sw);
71 else if (sw == 0x9)
72 puts("NAND\n");
73 else
74 printf("invalid setting of SW%u\n", QIXIS_LBMAP_SWITCH);
75
76 printf("FPGA: v%d.%d\n", QIXIS_READ(scver), QIXIS_READ(tagdata));
77
78 puts("SERDES1 Reference : ");
79 printf("Clock1 = 156.25MHz ");
80 printf("Clock2 = 156.25MHz");
81
82 puts("\nSERDES2 Reference : ");
83 printf("Clock1 = 100MHz ");
84 printf("Clock2 = 100MHz\n");
85
86 return 0;
87}
88
89unsigned long get_board_sys_clk(void)
90{
91 u8 sysclk_conf = QIXIS_READ(brdcfg[1]);
92
93 switch (sysclk_conf & 0x0F) {
94 case QIXIS_SYSCLK_83:
95 return 83333333;
96 case QIXIS_SYSCLK_100:
97 return 100000000;
98 case QIXIS_SYSCLK_125:
99 return 125000000;
100 case QIXIS_SYSCLK_133:
101 return 133333333;
102 case QIXIS_SYSCLK_150:
103 return 150000000;
104 case QIXIS_SYSCLK_160:
105 return 160000000;
106 case QIXIS_SYSCLK_166:
107 return 166666666;
108 }
109 return 66666666;
110}
111
112int select_i2c_ch_pca9547(u8 ch)
113{
114 int ret;
115
116 ret = i2c_write(I2C_MUX_PCA_ADDR_PRI, 0, 1, &ch, 1);
117 if (ret) {
118 puts("PCA: failed to select proper channel\n");
119 return ret;
120 }
121
122 return 0;
123}
124
Haikun.Wang@freescale.com5989df72015-06-26 19:58:24 +0800125int config_board_mux(int ctrl_type)
126{
127 u8 reg5;
128
129 reg5 = QIXIS_READ(brdcfg[5]);
130
131 switch (ctrl_type) {
132 case MUX_TYPE_SDHC:
133 reg5 = SET_SDHC_MUX_SEL(reg5, PIN_MUX_SEL_SDHC);
134 break;
135 case MUX_TYPE_DSPI:
136 reg5 = SET_SDHC_MUX_SEL(reg5, PIN_MUX_SEL_DSPI);
137 break;
138 default:
139 printf("Wrong mux interface type\n");
140 return -1;
141 }
142
143 QIXIS_WRITE(brdcfg[5], reg5);
144
145 return 0;
146}
147
York Sune2b65ea2015-03-20 19:28:24 -0700148int board_init(void)
149{
Haikun.Wang@freescale.com5989df72015-06-26 19:58:24 +0800150 char *env_hwconfig;
151 u32 __iomem *dcfg_ccsr = (u32 __iomem *)DCFG_BASE;
152 u32 val;
153
York Sune2b65ea2015-03-20 19:28:24 -0700154 init_final_memctl_regs();
155
Haikun.Wang@freescale.com5989df72015-06-26 19:58:24 +0800156 val = in_le32(dcfg_ccsr + DCFG_RCWSR13 / 4);
157
158 env_hwconfig = getenv("hwconfig");
159
160 if (hwconfig_f("dspi", env_hwconfig) &&
161 DCFG_RCWSR13_DSPI == (val & (u32)(0xf << 8)))
162 config_board_mux(MUX_TYPE_DSPI);
163 else
164 config_board_mux(MUX_TYPE_SDHC);
165
York Sune2b65ea2015-03-20 19:28:24 -0700166#ifdef CONFIG_ENV_IS_NOWHERE
167 gd->env_addr = (ulong)&default_environment[0];
168#endif
169 select_i2c_ch_pca9547(I2C_MUX_CH_DEFAULT);
170
171 QIXIS_WRITE(rst_ctl, QIXIS_RST_CTL_RESET_EN);
172
173 return 0;
174}
175
176int board_early_init_f(void)
177{
178 fsl_lsch3_early_init_f();
179 return 0;
180}
181
Yangbo Lu5a4d7442015-05-28 14:53:55 +0530182int misc_init_r(void)
183{
184 if (hwconfig("sdhc"))
185 config_board_mux(MUX_TYPE_SDHC);
186
187 return 0;
188}
189
York Sune2b65ea2015-03-20 19:28:24 -0700190void detail_board_ddr_info(void)
191{
192 puts("\nDDR ");
193 print_size(gd->bd->bi_dram[0].size + gd->bd->bi_dram[1].size, "");
194 print_ddr_info(0);
195 if (gd->bd->bi_dram[2].size) {
196 puts("\nDP-DDR ");
197 print_size(gd->bd->bi_dram[2].size, "");
198 print_ddr_info(CONFIG_DP_DDR_CTRL);
199 }
200}
201
202int dram_init(void)
203{
204 gd->ram_size = initdram(0);
205
206 return 0;
207}
208
209#if defined(CONFIG_ARCH_MISC_INIT)
210int arch_misc_init(void)
211{
212#ifdef CONFIG_FSL_DEBUG_SERVER
213 debug_server_init();
214#endif
215
216 return 0;
217}
218#endif
219
220unsigned long get_dram_size_to_hide(void)
221{
222 unsigned long dram_to_hide = 0;
223
224/* Carve the Debug Server private DRAM block from the end of DRAM */
225#ifdef CONFIG_FSL_DEBUG_SERVER
226 dram_to_hide += debug_server_get_dram_block_size();
227#endif
228
229/* Carve the MC private DRAM block from the end of DRAM */
230#ifdef CONFIG_FSL_MC_ENET
231 dram_to_hide += mc_get_dram_block_size();
232#endif
233
Prabhakar Kushwaha5c055082015-06-02 10:55:52 +0530234 return roundup(dram_to_hide, CONFIG_SYS_MEM_TOP_HIDE_MIN);
York Sune2b65ea2015-03-20 19:28:24 -0700235}
236
York Sune2b65ea2015-03-20 19:28:24 -0700237#ifdef CONFIG_FSL_MC_ENET
238void fdt_fixup_board_enet(void *fdt)
239{
240 int offset;
241
242 offset = fdt_path_offset(fdt, "/fsl-mc");
243
244 if (offset < 0)
245 offset = fdt_path_offset(fdt, "/fsl,dprc@0");
246
247 if (offset < 0) {
248 printf("%s: ERROR: fsl-mc node not found in device tree (error %d)\n",
249 __func__, offset);
250 return;
251 }
252
253 if (get_mc_boot_status() == 0)
254 fdt_status_okay(fdt, offset);
255 else
256 fdt_status_fail(fdt, offset);
257}
258#endif
259
260#ifdef CONFIG_OF_BOARD_SETUP
261int ft_board_setup(void *blob, bd_t *bd)
262{
Bhupesh Sharmaa2dc8182015-05-28 14:54:10 +0530263 u64 base[CONFIG_NR_DRAM_BANKS];
264 u64 size[CONFIG_NR_DRAM_BANKS];
York Sune2b65ea2015-03-20 19:28:24 -0700265
266 ft_cpu_setup(blob, bd);
267
Bhupesh Sharmaa2dc8182015-05-28 14:54:10 +0530268 /* fixup DT for the two GPP DDR banks */
269 base[0] = gd->bd->bi_dram[0].start;
270 size[0] = gd->bd->bi_dram[0].size;
271 base[1] = gd->bd->bi_dram[1].start;
272 size[1] = gd->bd->bi_dram[1].size;
273
274 fdt_fixup_memory_banks(blob, base, size, 2);
York Sune2b65ea2015-03-20 19:28:24 -0700275
276#ifdef CONFIG_FSL_MC_ENET
277 fdt_fixup_board_enet(blob);
278 fsl_mc_ldpaa_exit(bd);
279#endif
280
281 return 0;
282}
283#endif
284
285void qixis_dump_switch(void)
286{
287 int i, nr_of_cfgsw;
288
289 QIXIS_WRITE(cms[0], 0x00);
290 nr_of_cfgsw = QIXIS_READ(cms[1]);
291
292 puts("DIP switch settings dump:\n");
293 for (i = 1; i <= nr_of_cfgsw; i++) {
294 QIXIS_WRITE(cms[0], i);
295 printf("SW%d = (0x%02x)\n", i, QIXIS_READ(cms[1]));
296 }
297}
York Sunfc7b3852015-05-28 14:54:09 +0530298
299/*
300 * Board rev C and earlier has duplicated I2C addresses for 2nd controller.
301 * Both slots has 0x54, resulting 2nd slot unusable.
302 */
303void update_spd_address(unsigned int ctrl_num,
304 unsigned int slot,
305 unsigned int *addr)
306{
307 u8 sw;
308
309 sw = QIXIS_READ(arch);
310 if ((sw & 0xf) < 0x3) {
311 if (ctrl_num == 1 && slot == 0)
312 *addr = SPD_EEPROM_ADDRESS4;
313 else if (ctrl_num == 1 && slot == 1)
314 *addr = SPD_EEPROM_ADDRESS3;
315 }
316}