blob: 0cdaee445270ef5a9447da442d8494eab89be517 [file] [log] [blame]
Matthias Fuchs72c5d522007-12-28 17:07:14 +01001/*
Matthias Fuchs034394a2008-03-30 18:52:44 +02002 * (C) Copyright 2007-2008
Matthias Fuchs72c5d522007-12-28 17:07:14 +01003 * Matthias Fuchs, esd gmbh, matthias.fuchs@esd-electronics.com.
4 * Based on board/amcc/sequoia/sequoia.c
5 *
6 * (C) Copyright 2006
7 * Stefan Roese, DENX Software Engineering, sr@denx.de.
8 *
9 * (C) Copyright 2006
10 * Jacqueline Pira-Ferriol, AMCC/IBM, jpira-ferriol@fr.ibm.com
11 * Alain Saurel, AMCC/IBM, alain.saurel@fr.ibm.com
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29#include <common.h>
30#include <libfdt.h>
31#include <fdt_support.h>
32#include <ppc440.h>
33#include <asm/processor.h>
34#include <asm/io.h>
Matthias Fuchs034394a2008-03-30 18:52:44 +020035#include <asm/bitops.h>
Matthias Fuchs72c5d522007-12-28 17:07:14 +010036#include <command.h>
37#include <i2c.h>
38#ifdef CONFIG_RESET_PHY_R
39#include <miiphy.h>
40#endif
41#include <serial.h>
42#include "fpga.h"
43#include "pmc440.h"
44
45DECLARE_GLOBAL_DATA_PTR;
46
Matthias Fuchs034394a2008-03-30 18:52:44 +020047extern flash_info_t flash_info[CFG_MAX_FLASH_BANKS]; /* info for FLASH chips */
Matthias Fuchs72c5d522007-12-28 17:07:14 +010048
49ulong flash_get_size(ulong base, int banknum);
50int pci_is_66mhz(void);
Matthias Fuchs034394a2008-03-30 18:52:44 +020051int bootstrap_eeprom_read(unsigned dev_addr, unsigned offset,
52 uchar *buffer, unsigned cnt);
Matthias Fuchs72c5d522007-12-28 17:07:14 +010053
54struct serial_device *default_serial_console(void)
55{
56 uchar buf[4];
57 ulong delay;
58 int i;
59 ulong val;
60
61 /*
62 * Use default console on P4 when strapping jumper
63 * is installed (bootstrap option != 'H').
64 */
65 mfsdr(SDR_PINSTP, val);
66 if (((val & 0xf0000000) >> 29) != 7)
67 return &serial1_device;
68
69 ulong scratchreg = in_be32((void*)GPIO0_ISR3L);
70 if (!(scratchreg & 0x80)) {
71 /* mark scratchreg valid */
72 scratchreg = (scratchreg & 0xffffff00) | 0x80;
73
Matthias Fuchs034394a2008-03-30 18:52:44 +020074 i = bootstrap_eeprom_read(CFG_I2C_BOOT_EEPROM_ADDR,
75 0x10, buf, 4);
Matthias Fuchs72c5d522007-12-28 17:07:14 +010076 if ((i != -1) && (buf[0] == 0x19) && (buf[1] == 0x75)) {
77 scratchreg |= buf[2];
78
79 /* bringup delay for console */
80 for (delay=0; delay<(1000 * (ulong)buf[3]); delay++) {
81 udelay(1000);
82 }
83 } else
84 scratchreg |= 0x01;
85 out_be32((void*)GPIO0_ISR3L, scratchreg);
86 }
87
88 if (scratchreg & 0x01)
89 return &serial1_device;
90 else
91 return &serial0_device;
92}
93
94int board_early_init_f(void)
95{
96 u32 sdr0_cust0;
97 u32 sdr0_pfc1, sdr0_pfc2;
98 u32 reg;
99
100 /* general EBC configuration (disable EBC timeouts) */
101 mtdcr(ebccfga, xbcfg);
102 mtdcr(ebccfgd, 0xf8400000);
103
Matthias Fuchs034394a2008-03-30 18:52:44 +0200104 /*
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100105 * Setup the GPIO pins
106 * TODO: setup GPIOs via CFG_4xx_GPIO_TABLE in board's config file
Matthias Fuchs034394a2008-03-30 18:52:44 +0200107 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100108 out32(GPIO0_OR, 0x40000002);
109 out32(GPIO0_TCR, 0x4c90011f);
110 out32(GPIO0_OSRL, 0x28011400);
111 out32(GPIO0_OSRH, 0x55005000);
112 out32(GPIO0_TSRL, 0x08011400);
113 out32(GPIO0_TSRH, 0x55005000);
114 out32(GPIO0_ISR1L, 0x54000000);
115 out32(GPIO0_ISR1H, 0x00000000);
116 out32(GPIO0_ISR2L, 0x44000000);
117 out32(GPIO0_ISR2H, 0x00000100);
118 out32(GPIO0_ISR3L, 0x00000000);
119 out32(GPIO0_ISR3H, 0x00000000);
120
121 out32(GPIO1_OR, 0x80002408);
122 out32(GPIO1_TCR, 0xd6003c08);
123 out32(GPIO1_OSRL, 0x0a5a0000);
124 out32(GPIO1_OSRH, 0x00000000);
125 out32(GPIO1_TSRL, 0x00000000);
126 out32(GPIO1_TSRH, 0x00000000);
127 out32(GPIO1_ISR1L, 0x00005555);
128 out32(GPIO1_ISR1H, 0x40000000);
129 out32(GPIO1_ISR2L, 0x04010000);
130 out32(GPIO1_ISR2H, 0x00000000);
131 out32(GPIO1_ISR3L, 0x01400000);
132 out32(GPIO1_ISR3H, 0x00000000);
133
134 /* patch PLB:PCI divider for 66MHz PCI */
135 mfcpr(clk_spcid, reg);
136 if (pci_is_66mhz() && (reg != 0x02000000)) {
137 mtcpr(clk_spcid, 0x02000000); /* 133MHZ : 2 for 66MHz PCI */
138
139 mfcpr(clk_icfg, reg);
140 reg |= CPR0_ICFG_RLI_MASK;
141 mtcpr(clk_icfg, reg);
142
143 mtspr(dbcr0, 0x20000000); /* do chip reset */
144 }
145
Matthias Fuchs034394a2008-03-30 18:52:44 +0200146 /*
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100147 * Setup the interrupt controller polarities, triggers, etc.
Matthias Fuchs034394a2008-03-30 18:52:44 +0200148 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100149 mtdcr(uic0sr, 0xffffffff); /* clear all */
150 mtdcr(uic0er, 0x00000000); /* disable all */
151 mtdcr(uic0cr, 0x00000005); /* ATI & UIC1 crit are critical */
152 mtdcr(uic0pr, 0xfffff7ef);
153 mtdcr(uic0tr, 0x00000000);
154 mtdcr(uic0vr, 0x00000000); /* int31 highest, base=0x000 */
155 mtdcr(uic0sr, 0xffffffff); /* clear all */
156
157 mtdcr(uic1sr, 0xffffffff); /* clear all */
158 mtdcr(uic1er, 0x00000000); /* disable all */
159 mtdcr(uic1cr, 0x00000000); /* all non-critical */
160 mtdcr(uic1pr, 0xffffc7f5);
161 mtdcr(uic1tr, 0x00000000);
162 mtdcr(uic1vr, 0x00000000); /* int31 highest, base=0x000 */
163 mtdcr(uic1sr, 0xffffffff); /* clear all */
164
165 mtdcr(uic2sr, 0xffffffff); /* clear all */
166 mtdcr(uic2er, 0x00000000); /* disable all */
167 mtdcr(uic2cr, 0x00000000); /* all non-critical */
168 mtdcr(uic2pr, 0x27ffffff);
169 mtdcr(uic2tr, 0x00000000);
170 mtdcr(uic2vr, 0x00000000); /* int31 highest, base=0x000 */
171 mtdcr(uic2sr, 0xffffffff); /* clear all */
172
173 /* select Ethernet pins */
174 mfsdr(SDR0_PFC1, sdr0_pfc1);
Matthias Fuchs034394a2008-03-30 18:52:44 +0200175 sdr0_pfc1 = (sdr0_pfc1 & ~SDR0_PFC1_SELECT_MASK) |
176 SDR0_PFC1_SELECT_CONFIG_4;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100177 mfsdr(SDR0_PFC2, sdr0_pfc2);
Matthias Fuchs034394a2008-03-30 18:52:44 +0200178 sdr0_pfc2 = (sdr0_pfc2 & ~SDR0_PFC2_SELECT_MASK) |
179 SDR0_PFC2_SELECT_CONFIG_4;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100180
181 /* enable 2nd IIC */
182 sdr0_pfc1 = (sdr0_pfc1 & ~SDR0_PFC1_SIS_MASK) | SDR0_PFC1_SIS_IIC1_SEL;
183
184 mtsdr(SDR0_PFC2, sdr0_pfc2);
185 mtsdr(SDR0_PFC1, sdr0_pfc1);
186
187 /* setup NAND FLASH */
188 mfsdr(SDR0_CUST0, sdr0_cust0);
189 sdr0_cust0 = SDR0_CUST0_MUX_NDFC_SEL |
190 SDR0_CUST0_NDFC_ENABLE |
191 SDR0_CUST0_NDFC_BW_8_BIT |
192 SDR0_CUST0_NDFC_ARE_MASK |
193 (0x80000000 >> (28 + CFG_NAND_CS));
194 mtsdr(SDR0_CUST0, sdr0_cust0);
195
196 return 0;
197}
198
Matthias Fuchs034394a2008-03-30 18:52:44 +0200199/*
200 * misc_init_r.
201 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100202int misc_init_r(void)
203{
204 uint pbcr;
205 int size_val = 0;
206 u32 reg;
207 unsigned long usb2d0cr = 0;
208 unsigned long usb2phy0cr, usb2h0cr = 0;
209 unsigned long sdr0_pfc1;
210 char *act = getenv("usbact");
211
212 /*
213 * FLASH stuff...
214 */
215
216 /* Re-do sizing to get full correct info */
217
218 /* adjust flash start and offset */
219 gd->bd->bi_flashstart = 0 - gd->bd->bi_flashsize;
220 gd->bd->bi_flashoffset = 0;
221
222#if defined(CONFIG_NAND_U_BOOT) || defined(CONFIG_NAND_SPL)
223 mtdcr(ebccfga, pb2cr);
224#else
225 mtdcr(ebccfga, pb0cr);
226#endif
227 pbcr = mfdcr(ebccfgd);
Matthias Fuchs034394a2008-03-30 18:52:44 +0200228 size_val = ffs(gd->bd->bi_flashsize) - 21;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100229 pbcr = (pbcr & 0x0001ffff) | gd->bd->bi_flashstart | (size_val << 17);
230#if defined(CONFIG_NAND_U_BOOT) || defined(CONFIG_NAND_SPL)
231 mtdcr(ebccfga, pb2cr);
232#else
233 mtdcr(ebccfga, pb0cr);
234#endif
235 mtdcr(ebccfgd, pbcr);
236
237 /*
238 * Re-check to get correct base address
239 */
240 flash_get_size(gd->bd->bi_flashstart, 0);
241
242#ifdef CFG_ENV_IS_IN_FLASH
243 /* Monitor protection ON by default */
244 (void)flash_protect(FLAG_PROTECT_SET,
245 -CFG_MONITOR_LEN,
246 0xffffffff,
247 &flash_info[0]);
248
249 /* Env protection ON by default */
250 (void)flash_protect(FLAG_PROTECT_SET,
251 CFG_ENV_ADDR_REDUND,
252 CFG_ENV_ADDR_REDUND + 2*CFG_ENV_SECT_SIZE - 1,
253 &flash_info[0]);
254#endif
255
256 /*
257 * USB suff...
258 */
259 if ((act == NULL || strcmp(act, "hostdev") == 0) &&
260 !(in_be32((void*)GPIO0_IR) & GPIO0_USB_PRSNT)){
261 /* SDR Setting */
262 mfsdr(SDR0_PFC1, sdr0_pfc1);
263 mfsdr(SDR0_USB2D0CR, usb2d0cr);
264 mfsdr(SDR0_USB2PHY0CR, usb2phy0cr);
265 mfsdr(SDR0_USB2H0CR, usb2h0cr);
266
267 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_XOCLK_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200268 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_XOCLK_EXTERNAL;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100269 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_WDINT_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200270 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_WDINT_16BIT_30MHZ;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100271 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DVBUS_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200272 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DVBUS_PURDIS;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100273 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DWNSTR_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200274 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DWNSTR_HOST;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100275 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_UTMICN_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200276 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_UTMICN_HOST;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100277
Matthias Fuchs034394a2008-03-30 18:52:44 +0200278 /*
279 * An 8-bit/60MHz interface is the only possible alternative
280 * when connecting the Device to the PHY
281 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100282 usb2h0cr = usb2h0cr &~SDR0_USB2H0CR_WDINT_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200283 usb2h0cr = usb2h0cr | SDR0_USB2H0CR_WDINT_16BIT_30MHZ;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100284
285 usb2d0cr = usb2d0cr &~SDR0_USB2D0CR_USB2DEV_EBC_SEL_MASK;
286 sdr0_pfc1 = sdr0_pfc1 &~SDR0_PFC1_UES_MASK;
287
288 mtsdr(SDR0_PFC1, sdr0_pfc1);
289 mtsdr(SDR0_USB2D0CR, usb2d0cr);
290 mtsdr(SDR0_USB2PHY0CR, usb2phy0cr);
291 mtsdr(SDR0_USB2H0CR, usb2h0cr);
292
Matthias Fuchs034394a2008-03-30 18:52:44 +0200293 /* clear resets */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100294 udelay(1000);
295 mtsdr(SDR0_SRST1, 0x00000000);
296 udelay(1000);
297 mtsdr(SDR0_SRST0, 0x00000000);
298
299 printf("USB: Host\n");
300
Matthias Fuchs034394a2008-03-30 18:52:44 +0200301 } else if ((strcmp(act, "dev") == 0) ||
302 (in_be32((void*)GPIO0_IR) & GPIO0_USB_PRSNT)) {
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100303 mfsdr(SDR0_USB2PHY0CR, usb2phy0cr);
304
305 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_XOCLK_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200306 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_XOCLK_EXTERNAL;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100307 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DVBUS_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200308 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DVBUS_PURDIS;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100309 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DWNSTR_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200310 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DWNSTR_HOST;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100311 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_UTMICN_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200312 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_UTMICN_HOST;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100313 mtsdr(SDR0_USB2PHY0CR, usb2phy0cr);
314
315 udelay (1000);
316 mtsdr(SDR0_SRST1, 0x672c6000);
317
318 udelay (1000);
319 mtsdr(SDR0_SRST0, 0x00000080);
320
321 udelay (1000);
322 mtsdr(SDR0_SRST1, 0x60206000);
323
324 *(unsigned int *)(0xe0000350) = 0x00000001;
325
326 udelay (1000);
327 mtsdr(SDR0_SRST1, 0x60306000);
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100328
329 /* SDR Setting */
330 mfsdr(SDR0_USB2PHY0CR, usb2phy0cr);
331 mfsdr(SDR0_USB2H0CR, usb2h0cr);
332 mfsdr(SDR0_USB2D0CR, usb2d0cr);
333 mfsdr(SDR0_PFC1, sdr0_pfc1);
334
335 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_XOCLK_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200336 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_XOCLK_EXTERNAL;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100337 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_WDINT_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200338 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_WDINT_8BIT_60MHZ;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100339 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DVBUS_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200340 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DVBUS_PUREN;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100341 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DWNSTR_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200342 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DWNSTR_DEV;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100343 usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_UTMICN_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200344 usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_UTMICN_DEV;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100345
346 usb2h0cr = usb2h0cr &~SDR0_USB2H0CR_WDINT_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200347 usb2h0cr = usb2h0cr | SDR0_USB2H0CR_WDINT_8BIT_60MHZ;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100348
349 usb2d0cr = usb2d0cr &~SDR0_USB2D0CR_USB2DEV_EBC_SEL_MASK;
350
351 sdr0_pfc1 = sdr0_pfc1 &~SDR0_PFC1_UES_MASK;
Matthias Fuchs034394a2008-03-30 18:52:44 +0200352 sdr0_pfc1 = sdr0_pfc1 | SDR0_PFC1_UES_EBCHR_SEL;
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100353
354 mtsdr(SDR0_USB2H0CR, usb2h0cr);
355 mtsdr(SDR0_USB2PHY0CR, usb2phy0cr);
356 mtsdr(SDR0_USB2D0CR, usb2d0cr);
357 mtsdr(SDR0_PFC1, sdr0_pfc1);
358
359 /*clear resets*/
360 udelay(1000);
361 mtsdr(SDR0_SRST1, 0x00000000);
362 udelay(1000);
363 mtsdr(SDR0_SRST0, 0x00000000);
364
365 printf("USB: Device\n");
366 }
367
368 /*
369 * Clear PLB4A0_ACR[WRP]
370 * This fix will make the MAL burst disabling patch for the Linux
371 * EMAC driver obsolete.
372 */
373 reg = mfdcr(plb4_acr) & ~PLB4_ACR_WRP;
374 mtdcr(plb4_acr, reg);
375
376#ifdef CONFIG_FPGA
377 pmc440_init_fpga();
378#endif
379
380 /* turn off POST LED */
381 out_be32((void*)GPIO1_OR, in_be32((void*)GPIO1_OR) & ~GPIO1_POST_N);
382 /* turn on RUN LED */
383 out_be32((void*)GPIO0_OR, in_be32((void*)GPIO0_OR) & ~GPIO0_LED_RUN_N);
384 return 0;
385}
386
387int is_monarch(void)
388{
389 if (in_be32((void*)GPIO1_IR) & GPIO1_NONMONARCH)
390 return 0;
391
392 return 1;
393}
394
395int pci_is_66mhz(void)
396{
397 if (in_be32((void*)GPIO1_IR) & GPIO1_M66EN)
398 return 1;
399 return 0;
400}
401
402int board_revision(void)
403{
404 return (int)((in_be32((void*)GPIO1_IR) & GPIO1_HWID_MASK) >> 4);
405}
406
407int checkboard(void)
408{
409 puts("Board: esd GmbH - PMC440");
410
411 gd->board_type = board_revision();
412 printf(", Rev 1.%ld, ", gd->board_type);
413
414 if (!is_monarch()) {
415 puts("non-");
416 }
417
418 printf("monarch, PCI=%s MHz\n", pci_is_66mhz() ? "66" : "33");
419 return (0);
420}
421
422
423#if defined(CONFIG_PCI) && defined(CONFIG_PCI_PNP)
424/*
425 * Assign interrupts to PCI devices. Some OSs rely on this.
426 */
427void pmc440_pci_fixup_irq(struct pci_controller *hose, pci_dev_t dev)
428{
429 unsigned char int_line[] = {IRQ_PCIC, IRQ_PCID, IRQ_PCIA, IRQ_PCIB};
430
431 pci_hose_write_config_byte(hose, dev, PCI_INTERRUPT_LINE,
432 int_line[PCI_DEV(dev) & 0x03]);
433}
434#endif
435
Matthias Fuchs034394a2008-03-30 18:52:44 +0200436/*
437 * pci_pre_init
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100438 *
Matthias Fuchs034394a2008-03-30 18:52:44 +0200439 * This routine is called just prior to registering the hose and gives
440 * the board the opportunity to check things. Returning a value of zero
441 * indicates that things are bad & PCI initialization should be aborted.
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100442 *
Matthias Fuchs034394a2008-03-30 18:52:44 +0200443 * Different boards may wish to customize the pci controller structure
444 * (add regions, override default access routines, etc) or perform
445 * certain pre-initialization actions.
446 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100447#if defined(CONFIG_PCI)
448int pci_pre_init(struct pci_controller *hose)
449{
450 unsigned long addr;
451
Matthias Fuchs034394a2008-03-30 18:52:44 +0200452 /*
453 * Set priority for all PLB3 devices to 0.
454 * Set PLB3 arbiter to fair mode.
455 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100456 mfsdr(sdr_amp1, addr);
457 mtsdr(sdr_amp1, (addr & 0x000000FF) | 0x0000FF00);
458 addr = mfdcr(plb3_acr);
459 mtdcr(plb3_acr, addr | 0x80000000);
460
Matthias Fuchs034394a2008-03-30 18:52:44 +0200461 /*
462 * Set priority for all PLB4 devices to 0.
463 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100464 mfsdr(sdr_amp0, addr);
465 mtsdr(sdr_amp0, (addr & 0x000000FF) | 0x0000FF00);
466 addr = mfdcr(plb4_acr) | 0xa0000000; /* Was 0x8---- */
467 mtdcr(plb4_acr, addr);
468
Matthias Fuchs034394a2008-03-30 18:52:44 +0200469 /*
470 * Set Nebula PLB4 arbiter to fair mode.
471 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100472 /* Segment0 */
473 addr = (mfdcr(plb0_acr) & ~plb0_acr_ppm_mask) | plb0_acr_ppm_fair;
474 addr = (addr & ~plb0_acr_hbu_mask) | plb0_acr_hbu_enabled;
475 addr = (addr & ~plb0_acr_rdp_mask) | plb0_acr_rdp_4deep;
476 addr = (addr & ~plb0_acr_wrp_mask) | plb0_acr_wrp_2deep;
477 mtdcr(plb0_acr, addr);
478
479 /* Segment1 */
480 addr = (mfdcr(plb1_acr) & ~plb1_acr_ppm_mask) | plb1_acr_ppm_fair;
481 addr = (addr & ~plb1_acr_hbu_mask) | plb1_acr_hbu_enabled;
482 addr = (addr & ~plb1_acr_rdp_mask) | plb1_acr_rdp_4deep;
483 addr = (addr & ~plb1_acr_wrp_mask) | plb1_acr_wrp_2deep;
484 mtdcr(plb1_acr, addr);
485
486#ifdef CONFIG_PCI_PNP
487 hose->fixup_irq = pmc440_pci_fixup_irq;
488#endif
489
490 return 1;
491}
492#endif /* defined(CONFIG_PCI) */
493
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200494/*
495 * pci_target_init
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100496 *
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200497 * The bootstrap configuration provides default settings for the pci
498 * inbound map (PIM). But the bootstrap config choices are limited and
499 * may not be sufficient for a given board.
500 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100501#if defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT)
502void pci_target_init(struct pci_controller *hose)
503{
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200504 char *ptmla_str, *ptmms_str;
505
506 /*
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100507 * Set up Direct MMIO registers
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200508 */
509 /*
510 * PowerPC440EPX PCI Master configuration.
511 * Map one 1Gig range of PLB/processor addresses to PCI memory space.
512 * PLB address 0x80000000-0xBFFFFFFF
513 * ==> PCI address 0x80000000-0xBFFFFFFF
514 * Use byte reversed out routines to handle endianess.
515 * Make this region non-prefetchable.
516 */
517 out32r(PCIX0_PMM0MA, 0x00000000); /* PMM0 Mask/Attribute */
518 /* - disabled b4 setting */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100519 out32r(PCIX0_PMM0LA, CFG_PCI_MEMBASE); /* PMM0 Local Address */
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200520 out32r(PCIX0_PMM0PCILA, CFG_PCI_MEMBASE); /* PMM0 PCI Low Address */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100521 out32r(PCIX0_PMM0PCIHA, 0x00000000); /* PMM0 PCI High Address */
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200522 out32r(PCIX0_PMM0MA, 0xc0000001); /* 1G + No prefetching, */
523 /* and enable region */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100524
525 if (!is_monarch()) {
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200526 ptmla_str = getenv("ptm1la");
527 ptmms_str = getenv("ptm1ms");
528 if(NULL != ptmla_str && NULL != ptmms_str ) {
529 out32r(PCIX0_PTM1MS,
530 simple_strtoul(ptmms_str, NULL, 16));
531 out32r(PCIX0_PTM1LA,
532 simple_strtoul(ptmla_str, NULL, 16));
533 } else {
534 /* BAR1: default top 64MB of RAM */
535 out32r(PCIX0_PTM1MS, 0xfc000001);
536 out32r(PCIX0_PTM1LA, 0x0c000000);
537 }
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100538 } else {
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200539 /* BAR1: default: complete 256MB RAM */
540 out32r(PCIX0_PTM1MS, 0xf0000001);
541 out32r(PCIX0_PTM1LA, 0x00000000);
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100542 }
543
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200544 ptmla_str = getenv("ptm2la"); /* Local Addr. Reg */
545 ptmms_str = getenv("ptm2ms"); /* Memory Size/Attribute */
546 if(NULL != ptmla_str && NULL != ptmms_str ) {
547 out32r(PCIX0_PTM2MS, simple_strtoul(ptmms_str, NULL, 16));
548 out32r(PCIX0_PTM2LA, simple_strtoul(ptmla_str, NULL, 16));
549 } else {
550 /* BAR2: default: 16 MB FPGA + registers */
551 out32r(PCIX0_PTM2MS, 0xff000001); /* Memory Size/Attribute */
552 out32r(PCIX0_PTM2LA, 0xef000000); /* Local Addr. Reg */
553 }
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100554
555 if (is_monarch()) {
556 /* BAR2: map FPGA registers behind system memory at 1GB */
557 pci_write_config_dword(0, PCI_BASE_ADDRESS_2, 0x40000008);
558 }
559
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200560 /*
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100561 * Set up Configuration registers
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200562 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100563
564 /* Program the board's vendor id */
565 pci_write_config_word(0, PCI_SUBSYSTEM_VENDOR_ID,
566 CFG_PCI_SUBSYS_VENDORID);
567
Stefan Roese02e38922008-03-31 12:20:48 +0200568 /* disabled for PMC405 backward compatibility */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100569 /* Configure command register as bus master */
Matthias Fuchs034394a2008-03-30 18:52:44 +0200570 /* pci_write_config_word(0, PCI_COMMAND, PCI_COMMAND_MASTER); */
571
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100572
573 /* 240nS PCI clock */
574 pci_write_config_word(0, PCI_LATENCY_TIMER, 1);
575
576 /* No error reporting */
577 pci_write_config_word(0, PCI_ERREN, 0);
578
579 pci_write_config_dword(0, PCI_BRDGOPT2, 0x00000101);
580
581 if (!is_monarch()) {
582 /* Program the board's subsystem id/classcode */
583 pci_write_config_word(0, PCI_SUBSYSTEM_ID,
584 CFG_PCI_SUBSYS_ID_NONMONARCH);
585 pci_write_config_word(0, PCI_CLASS_SUB_CODE,
586 CFG_PCI_CLASSCODE_NONMONARCH);
587
588 /* PCI configuration done: release ERREADY */
Matthias Fuchsa6cc6c32008-03-30 18:52:06 +0200589 out_be32((void*)GPIO1_OR,
590 in_be32((void*)GPIO1_OR) | GPIO1_PPC_EREADY);
591 out_be32((void*)GPIO1_TCR,
592 in_be32((void*)GPIO1_TCR) | GPIO1_PPC_EREADY);
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100593 } else {
594 /* Program the board's subsystem id/classcode */
595 pci_write_config_word(0, PCI_SUBSYSTEM_ID,
596 CFG_PCI_SUBSYS_ID_MONARCH);
597 pci_write_config_word(0, PCI_CLASS_SUB_CODE,
598 CFG_PCI_CLASSCODE_MONARCH);
599 }
600}
601#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT) */
602
Matthias Fuchs034394a2008-03-30 18:52:44 +0200603/*
604 * pci_master_init
605 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100606#if defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT)
607void pci_master_init(struct pci_controller *hose)
608{
609 unsigned short temp_short;
610
Matthias Fuchs034394a2008-03-30 18:52:44 +0200611 /*
612 * Write the PowerPC440 EP PCI Configuration regs.
613 * Enable PowerPC440 EP to be a master on the PCI bus (PMM).
614 * Enable PowerPC440 EP to act as a PCI memory target (PTM).
615 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100616 if (is_monarch()) {
617 pci_read_config_word(0, PCI_COMMAND, &temp_short);
618 pci_write_config_word(0, PCI_COMMAND,
619 temp_short | PCI_COMMAND_MASTER |
620 PCI_COMMAND_MEMORY);
621 }
622}
623#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT) */
624
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100625static void wait_for_pci_ready(void)
626{
627 int i;
628 char *s = getenv("pcidelay");
629 if (s) {
630 int ms = simple_strtoul(s, NULL, 10);
631 printf("PCI: Waiting for %d ms\n", ms);
632 for (i=0; i<ms; i++)
633 udelay(1000);
634 }
635
636 if (!(in_be32((void*)GPIO1_IR) & GPIO1_PPC_EREADY)) {
637 printf("PCI: Waiting for EREADY (CTRL-C to skip) ... ");
638 while (1) {
639 if (ctrlc()) {
640 puts("abort\n");
641 break;
642 }
643 if (in_be32((void*)GPIO1_IR) & GPIO1_PPC_EREADY) {
644 printf("done\n");
645 break;
646 }
647 }
648 }
649}
650
Matthias Fuchs034394a2008-03-30 18:52:44 +0200651/*
652 * is_pci_host
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100653 *
Matthias Fuchs034394a2008-03-30 18:52:44 +0200654 * This routine is called to determine if a pci scan should be
655 * performed. With various hardware environments (especially cPCI and
656 * PPMC) it's insufficient to depend on the state of the arbiter enable
657 * bit in the strap register, or generic host/adapter assumptions.
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100658 *
Matthias Fuchs034394a2008-03-30 18:52:44 +0200659 * Rather than hard-code a bad assumption in the general 440 code, the
660 * 440 pci code requires the board to decide at runtime.
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100661 *
Matthias Fuchs034394a2008-03-30 18:52:44 +0200662 * Return 0 for adapter mode, non-zero for host (monarch) mode.
663 */
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100664#if defined(CONFIG_PCI)
665int is_pci_host(struct pci_controller *hose)
666{
667 char *s = getenv("pciscan");
668 if (s == NULL)
669 if (is_monarch()) {
670 wait_for_pci_ready();
671 return 1;
672 } else
673 return 0;
674 else if (!strcmp(s, "yes"))
675 return 1;
676
677 return 0;
678}
679#endif /* defined(CONFIG_PCI) */
Matthias Fuchs034394a2008-03-30 18:52:44 +0200680
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100681#if defined(CONFIG_POST)
682/*
683 * Returns 1 if keys pressed to start the power-on long-running tests
684 * Called from board_init_f().
685 */
686int post_hotkeys_pressed(void)
687{
688 return 0; /* No hotkeys supported */
689}
690#endif /* CONFIG_POST */
691
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100692#ifdef CONFIG_RESET_PHY_R
693void reset_phy(void)
694{
695 if (miiphy_write("ppc_4xx_eth0", CONFIG_PHY_ADDR, 0x1f, 0x0001) == 0) {
696 miiphy_write("ppc_4xx_eth0", CONFIG_PHY_ADDR, 0x11, 0x0010);
697 miiphy_write("ppc_4xx_eth0", CONFIG_PHY_ADDR, 0x11, 0x0df0);
698 miiphy_write("ppc_4xx_eth0", CONFIG_PHY_ADDR, 0x10, 0x0e10);
699 miiphy_write("ppc_4xx_eth0", CONFIG_PHY_ADDR, 0x1f, 0x0000);
700 }
701
702 if (miiphy_write("ppc_4xx_eth1", CONFIG_PHY1_ADDR, 0x1f, 0x0001) == 0) {
703 miiphy_write("ppc_4xx_eth1", CONFIG_PHY1_ADDR, 0x11, 0x0010);
704 miiphy_write("ppc_4xx_eth1", CONFIG_PHY1_ADDR, 0x11, 0x0df0);
705 miiphy_write("ppc_4xx_eth1", CONFIG_PHY1_ADDR, 0x10, 0x0e10);
706 miiphy_write("ppc_4xx_eth1", CONFIG_PHY1_ADDR, 0x1f, 0x0000);
707 }
708}
709#endif
710
711#if defined(CFG_EEPROM_WREN)
Matthias Fuchs034394a2008-03-30 18:52:44 +0200712/*
713 * Input: <dev_addr> I2C address of EEPROM device to enable.
714 * <state> -1: deliver current state
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100715 * 0: disable write
716 * 1: enable write
Matthias Fuchs034394a2008-03-30 18:52:44 +0200717 * Returns: -1: wrong device address
718 * 0: dis-/en- able done
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100719 * 0/1: current state if <state> was -1.
720 */
721int eeprom_write_enable(unsigned dev_addr, int state)
722{
Matthias Fuchs034394a2008-03-30 18:52:44 +0200723 if ((CFG_I2C_EEPROM_ADDR != dev_addr) &&
724 (CFG_I2C_BOOT_EEPROM_ADDR != dev_addr)) {
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100725 return -1;
726 } else {
727 switch (state) {
728 case 1:
729 /* Enable write access, clear bit GPIO_SINT2. */
730 out32(GPIO0_OR, in32(GPIO0_OR) & ~GPIO0_EP_EEP);
731 state = 0;
732 break;
733 case 0:
734 /* Disable write access, set bit GPIO_SINT2. */
735 out32(GPIO0_OR, in32(GPIO0_OR) | GPIO0_EP_EEP);
736 state = 0;
737 break;
738 default:
739 /* Read current status back. */
740 state = (0 == (in32(GPIO0_OR) & GPIO0_EP_EEP));
741 break;
742 }
743 }
744 return state;
745}
746#endif /* #if defined(CFG_EEPROM_WREN) */
747
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100748#define CFG_BOOT_EEPROM_PAGE_WRITE_BITS 3
Matthias Fuchs034394a2008-03-30 18:52:44 +0200749int bootstrap_eeprom_write(unsigned dev_addr, unsigned offset,
750 uchar *buffer, unsigned cnt)
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100751{
752 unsigned end = offset + cnt;
753 unsigned blk_off;
754 int rcode = 0;
755
756#if defined(CFG_EEPROM_WREN)
757 eeprom_write_enable(dev_addr, 1);
758#endif
Matthias Fuchs034394a2008-03-30 18:52:44 +0200759 /*
760 * Write data until done or would cross a write page boundary.
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100761 * We must write the address again when changing pages
762 * because the address counter only increments within a page.
763 */
764
765 while (offset < end) {
766 unsigned alen, len;
767 unsigned maxlen;
768 uchar addr[2];
769
770 blk_off = offset & 0xFF; /* block offset */
771
772 addr[0] = offset >> 8; /* block number */
773 addr[1] = blk_off; /* block offset */
774 alen = 2;
775 addr[0] |= dev_addr; /* insert device address */
776
777 len = end - offset;
778
779#define BOOT_EEPROM_PAGE_SIZE (1 << CFG_BOOT_EEPROM_PAGE_WRITE_BITS)
780#define BOOT_EEPROM_PAGE_OFFSET(x) ((x) & (BOOT_EEPROM_PAGE_SIZE - 1))
781
Matthias Fuchs034394a2008-03-30 18:52:44 +0200782 maxlen = BOOT_EEPROM_PAGE_SIZE -
783 BOOT_EEPROM_PAGE_OFFSET(blk_off);
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100784 if (maxlen > I2C_RXTX_LEN)
785 maxlen = I2C_RXTX_LEN;
786
787 if (len > maxlen)
788 len = maxlen;
789
790 if (i2c_write (addr[0], offset, alen-1, buffer, len) != 0)
791 rcode = 1;
792
793 buffer += len;
794 offset += len;
795
796#if defined(CFG_EEPROM_PAGE_WRITE_DELAY_MS)
797 udelay(CFG_EEPROM_PAGE_WRITE_DELAY_MS * 1000);
798#endif
799 }
800#if defined(CFG_EEPROM_WREN)
801 eeprom_write_enable(dev_addr, 0);
802#endif
803 return rcode;
804}
805
Matthias Fuchs034394a2008-03-30 18:52:44 +0200806int bootstrap_eeprom_read (unsigned dev_addr, unsigned offset,
807 uchar *buffer, unsigned cnt)
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100808{
809 unsigned end = offset + cnt;
810 unsigned blk_off;
811 int rcode = 0;
812
Matthias Fuchs034394a2008-03-30 18:52:44 +0200813 /*
814 * Read data until done or would cross a page boundary.
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100815 * We must write the address again when changing pages
816 * because the next page may be in a different device.
817 */
818 while (offset < end) {
819 unsigned alen, len;
820 unsigned maxlen;
821 uchar addr[2];
822
823 blk_off = offset & 0xFF; /* block offset */
824
825 addr[0] = offset >> 8; /* block number */
826 addr[1] = blk_off; /* block offset */
827 alen = 2;
828
829 addr[0] |= dev_addr; /* insert device address */
830
831 len = end - offset;
832
833 maxlen = 0x100 - blk_off;
834 if (maxlen > I2C_RXTX_LEN)
835 maxlen = I2C_RXTX_LEN;
836 if (len > maxlen)
837 len = maxlen;
838
839 if (i2c_read (addr[0], offset, alen-1, buffer, len) != 0)
840 rcode = 1;
841 buffer += len;
842 offset += len;
843 }
844
845 return rcode;
846}
847
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100848#if defined(CONFIG_USB_OHCI_NEW) && defined(CFG_USB_OHCI_BOARD_INIT)
849int usb_board_init(void)
850{
851 char *act = getenv("usbact");
852 int i;
853
854 if ((act == NULL || strcmp(act, "hostdev") == 0) &&
855 !(in_be32((void*)GPIO0_IR) & GPIO0_USB_PRSNT))
856 /* enable power on USB socket */
Matthias Fuchs034394a2008-03-30 18:52:44 +0200857 out_be32((void*)GPIO1_OR,
858 in_be32((void*)GPIO1_OR) & ~GPIO1_USB_PWR_N);
Matthias Fuchs72c5d522007-12-28 17:07:14 +0100859
860 for (i=0; i<1000; i++)
861 udelay(1000);
862
863 return 0;
864}
865
866int usb_board_stop(void)
867{
868 /* disable power on USB socket */
869 out_be32((void*)GPIO1_OR, in_be32((void*)GPIO1_OR) | GPIO1_USB_PWR_N);
870 return 0;
871}
872
873int usb_board_init_fail(void)
874{
875 usb_board_stop();
876 return 0;
877}
878#endif /* defined(CONFIG_USB_OHCI) && defined(CFG_USB_OHCI_BOARD_INIT) */