blob: 0a56420300d48033d1380160e060c3e4062fd8e1 [file] [log] [blame]
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +05301/*
2 * Copyright 2009(C) Marvell International Ltd. and its affiliates
3 * Prafulla Wadaskar <prafulla@marvell.com>
4 *
5 * Based on drivers/mtd/spi/stmicro.c
6 *
7 * Copyright 2008, Network Appliance Inc.
8 * Jason McMullan <mcmullan@netapp.com>
9 *
10 * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
11 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
12 *
13 * See file CREDITS for list of people who contributed to this
14 * project.
15 *
16 * This program is free software; you can redistribute it and/or
17 * modify it under the terms of the GNU General Public License as
18 * published by the Free Software Foundation; either version 2 of
19 * the License, or (at your option) any later version.
20 *
21 * This program is distributed in the hope that it will be useful,
22 * but WITHOUT ANY WARRANTY; without even the implied warranty of
23 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
24 * GNU General Public License for more details.
25 *
26 * You should have received a copy of the GNU General Public License
27 * along with this program; if not, write to the Free Software
28 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
29 * MA 02110-1301 USA
30 */
31
32#include <common.h>
33#include <malloc.h>
34#include <spi_flash.h>
35
36#include "spi_flash_internal.h"
37
38/* MX25xx-specific commands */
39#define CMD_MX25XX_WREN 0x06 /* Write Enable */
40#define CMD_MX25XX_WRDI 0x04 /* Write Disable */
41#define CMD_MX25XX_RDSR 0x05 /* Read Status Register */
42#define CMD_MX25XX_WRSR 0x01 /* Write Status Register */
43#define CMD_MX25XX_READ 0x03 /* Read Data Bytes */
44#define CMD_MX25XX_FAST_READ 0x0b /* Read Data Bytes at Higher Speed */
45#define CMD_MX25XX_PP 0x02 /* Page Program */
46#define CMD_MX25XX_SE 0x20 /* Sector Erase */
47#define CMD_MX25XX_BE 0xD8 /* Block Erase */
48#define CMD_MX25XX_CE 0xc7 /* Chip Erase */
49#define CMD_MX25XX_DP 0xb9 /* Deep Power-down */
50#define CMD_MX25XX_RES 0xab /* Release from DP, and Read Signature */
51
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +053052struct macronix_spi_flash_params {
Prafulla Wadaskar2efee522009-07-06 20:29:15 +053053 u16 idcode;
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +053054 u16 page_size;
55 u16 pages_per_sector;
56 u16 sectors_per_block;
57 u16 nr_blocks;
58 const char *name;
59};
60
61struct macronix_spi_flash {
62 struct spi_flash flash;
63 const struct macronix_spi_flash_params *params;
64};
65
66static inline struct macronix_spi_flash *to_macronix_spi_flash(struct spi_flash
67 *flash)
68{
69 return container_of(flash, struct macronix_spi_flash, flash);
70}
71
72static const struct macronix_spi_flash_params macronix_spi_flash_table[] = {
73 {
Prafulla Wadaskar2efee522009-07-06 20:29:15 +053074 .idcode = 0x2015,
75 .page_size = 256,
76 .pages_per_sector = 16,
77 .sectors_per_block = 16,
78 .nr_blocks = 32,
79 .name = "MX25L1605D",
80 },
81 {
82 .idcode = 0x2016,
83 .page_size = 256,
84 .pages_per_sector = 16,
85 .sectors_per_block = 16,
86 .nr_blocks = 64,
87 .name = "MX25L3205D",
88 },
89 {
90 .idcode = 0x2017,
91 .page_size = 256,
92 .pages_per_sector = 16,
93 .sectors_per_block = 16,
94 .nr_blocks = 128,
95 .name = "MX25L6405D",
96 },
97 {
98 .idcode = 0x2018,
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +053099 .page_size = 256,
100 .pages_per_sector = 16,
101 .sectors_per_block = 16,
102 .nr_blocks = 256,
103 .name = "MX25L12805D",
104 },
Prafulla Wadaskar2efee522009-07-06 20:29:15 +0530105 {
106 .idcode = 0x2618,
107 .page_size = 256,
108 .pages_per_sector = 16,
109 .sectors_per_block = 16,
110 .nr_blocks = 256,
111 .name = "MX25L12855E",
112 },
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +0530113};
114
Mike Frysingerf8f07572011-04-12 01:51:29 -0400115static int macronix_erase(struct spi_flash *flash, u32 offset, size_t len)
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +0530116{
Richard Retanubun4e6a5152011-02-16 16:37:22 -0500117 return spi_flash_cmd_erase(flash, CMD_MX25XX_BE, offset, len);
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +0530118}
119
120struct spi_flash *spi_flash_probe_macronix(struct spi_slave *spi, u8 *idcode)
121{
122 const struct macronix_spi_flash_params *params;
123 struct macronix_spi_flash *mcx;
124 unsigned int i;
Prafulla Wadaskar2efee522009-07-06 20:29:15 +0530125 u16 id = idcode[2] | idcode[1] << 8;
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +0530126
127 for (i = 0; i < ARRAY_SIZE(macronix_spi_flash_table); i++) {
128 params = &macronix_spi_flash_table[i];
Prafulla Wadaskar2efee522009-07-06 20:29:15 +0530129 if (params->idcode == id)
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +0530130 break;
131 }
132
133 if (i == ARRAY_SIZE(macronix_spi_flash_table)) {
Prafulla Wadaskar2efee522009-07-06 20:29:15 +0530134 debug("SF: Unsupported Macronix ID %04x\n", id);
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +0530135 return NULL;
136 }
137
138 mcx = malloc(sizeof(*mcx));
139 if (!mcx) {
140 debug("SF: Failed to allocate memory\n");
141 return NULL;
142 }
143
144 mcx->params = params;
145 mcx->flash.spi = spi;
146 mcx->flash.name = params->name;
147
Mike Frysingerd4aa5002011-04-25 06:58:29 +0000148 mcx->flash.write = spi_flash_cmd_write_multi;
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +0530149 mcx->flash.erase = macronix_erase;
Mike Frysingera4c3b402011-01-10 02:20:14 -0500150 mcx->flash.read = spi_flash_cmd_read_fast;
Mike Frysingerd4aa5002011-04-25 06:58:29 +0000151 mcx->flash.page_size = params->page_size;
Richard Retanubun4e6a5152011-02-16 16:37:22 -0500152 mcx->flash.sector_size = params->page_size * params->pages_per_sector
153 * params->sectors_per_block;
154 mcx->flash.size = mcx->flash.sector_size * params->nr_blocks;
Prafulla Wadaskar7ce60312009-04-06 21:24:43 +0530155
156 return &mcx->flash;
157}