Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 186f9c130faa3e228b0db7f45de359748f78b1c3 / . / board / ifm / ac14xx / ac14xx.c
blob: f200b45f10f5b2eb6b331fff6f72482bd0eb0057 [file] [log] [blame]
Anatolij Gustschinfcc7fe42013-02-08 00:03:48 +0000[diff] [blame]1/*
2 * (C) Copyright 2009 Wolfgang Denk <wd@denx.de>
3 * (C) Copyright 2009 Dave Srl www.dave.eu
4 * (C) Copyright 2010 ifm ecomatic GmbH
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 */
14
15#include <common.h>
16#include <asm/bitops.h>
17#include <command.h>
18#include <asm/io.h>
19#include <asm/processor.h>
20#include <asm/mpc512x.h>
21#include <fdt_support.h>
22#ifdef CONFIG_MISC_INIT_R
23#include <i2c.h>
24#endif
25
26DECLARE_GLOBAL_DATA_PTR;
27
28static void gpio_configure(void)
29{
30 immap_t *im;
31 gpio512x_t *gpioregs;
32
33 im = (immap_t *) CONFIG_SYS_IMMR;
34 gpioregs = &im->gpio;
35 out_be32(&gpioregs->gpodr, 0x00290000); /* open drain */
36 out_be32(&gpioregs->gpdat, 0x80001040); /* data (when output) */
37
38 /*
39 * out_be32(&gpioregs->gpdir, 0xC2293020);
40 * workaround for a hardware affect: configure direction in pieces,
41 * setting all outputs at once drops the reset line too low and
42 * makes us lose the MII connection (breaks ethernet for us)
43 */
44 out_be32(&gpioregs->gpdir, 0x02003060); /* direction */
45 setbits_be32(&gpioregs->gpdir, 0x00200000); /* += reset asi */
46 udelay(10);
47 setbits_be32(&gpioregs->gpdir, 0x00080000); /* += reset safety */
48 udelay(10);
49 setbits_be32(&gpioregs->gpdir, 0x00010000); /* += reset comm */
50 udelay(10);
51 setbits_be32(&gpioregs->gpdir, 0xC0000000); /* += backlight, KB sel */
52
53 /* to turn from red to yellow when U-Boot runs */
54 setbits_be32(&gpioregs->gpdat, 0x00002020);
55 out_be32(&gpioregs->gpimr, 0x00000000); /* interrupt mask */
56 out_be32(&gpioregs->gpicr1, 0x00000004); /* interrupt sense part 1 */
57 out_be32(&gpioregs->gpicr2, 0x00A80000); /* interrupt sense part 2 */
58 out_be32(&gpioregs->gpier, 0xFFFFFFFF); /* interrupt events, clear */
59}
60
61/* the physical location of the pins */
62#define GPIOKEY_ROW_BITMASK 0x40000000
63#define GPIOKEY_ROW_UPPER 0
64#define GPIOKEY_ROW_LOWER 1
65
66#define GPIOKEY_COL0_BITMASK 0x20000000
67#define GPIOKEY_COL1_BITMASK 0x10000000
68#define GPIOKEY_COL2_BITMASK 0x08000000
69
70/* the logical presentation of pressed keys */
71#define GPIOKEY_BIT_FNLEFT (1 << 5)
72#define GPIOKEY_BIT_FNRIGHT (1 << 4)
73#define GPIOKEY_BIT_DIRUP (1 << 3)
74#define GPIOKEY_BIT_DIRLEFT (1 << 2)
75#define GPIOKEY_BIT_DIRRIGHT (1 << 1)
76#define GPIOKEY_BIT_DIRDOWN (1 << 0)
77
78/* the hotkey combination which starts recovery */
79#define GPIOKEY_BITS_RECOVERY (GPIOKEY_BIT_FNLEFT | GPIOKEY_BIT_DIRUP | \
80 GPIOKEY_BIT_DIRDOWN)
81
82static void gpio_selectrow(gpio512x_t *gpioregs, u32 row)
83{
84
85 if (row)
86 setbits_be32(&gpioregs->gpdat, GPIOKEY_ROW_BITMASK);
87 else
88 clrbits_be32(&gpioregs->gpdat, GPIOKEY_ROW_BITMASK);
89 udelay(10);
90}
91
92static u32 gpio_querykbd(void)
93{
94 immap_t *im;
95 gpio512x_t *gpioregs;
96 u32 keybits;
97 u32 input;
98
99 im = (immap_t *)CONFIG_SYS_IMMR;
100 gpioregs = &im->gpio;
101 keybits = 0;
102
103 /* query upper row */
104 gpio_selectrow(gpioregs, GPIOKEY_ROW_UPPER);
105 input = in_be32(&gpioregs->gpdat);
106 if ((input & GPIOKEY_COL0_BITMASK) == 0)
107 keybits |= GPIOKEY_BIT_FNLEFT;
108 if ((input & GPIOKEY_COL1_BITMASK) == 0)
109 keybits |= GPIOKEY_BIT_DIRUP;
110 if ((input & GPIOKEY_COL2_BITMASK) == 0)
111 keybits |= GPIOKEY_BIT_FNRIGHT;
112
113 /* query lower row */
114 gpio_selectrow(gpioregs, GPIOKEY_ROW_LOWER);
115 input = in_be32(&gpioregs->gpdat);
116 if ((input & GPIOKEY_COL0_BITMASK) == 0)
117 keybits |= GPIOKEY_BIT_DIRLEFT;
118 if ((input & GPIOKEY_COL1_BITMASK) == 0)
119 keybits |= GPIOKEY_BIT_DIRRIGHT;
120 if ((input & GPIOKEY_COL2_BITMASK) == 0)
121 keybits |= GPIOKEY_BIT_DIRDOWN;
122
123 /* return bit pattern for keys */
124 return keybits;
125}
126
127/* excerpt from the recovery's hw_info.h */
128
129static int eeprom_diag = 1;
130
131struct __attribute__ ((__packed__)) eeprom_layout {
132 char magic[3]; /** 'ifm' */
133 u8 len[2]; /** content length without magic/len fields */
134 u8 version[3]; /** structure version */
135 u8 type; /** type of PCB */
136 u8 reserved[0x37]; /** padding up to offset 0x40 */
137 u8 macaddress[6]; /** ethernet MAC (for the mainboard) @0x40 */
138};
139
140#define HW_COMP_MAINCPU 2
141
142static struct eeprom_layout eeprom_content;
143static int eeprom_was_read; /* has_been_read */
144static int eeprom_is_valid;
145static int eeprom_version;
146
147#define get_eeprom_field_int(name) ({ \
148 int value; \
149 int idx; \
150 value = 0; \
151 for (idx = 0; idx < sizeof(name); idx++) { \
152 value <<= 8; \
153 value |= name[idx]; \
154 } \
155 value; \
156})
157
158static int read_eeprom(void)
159{
160 int eeprom_datalen;
161 int ret;
162
163 if (eeprom_was_read)
164 return 0;
165
166 eeprom_is_valid = 0;
167 ret = i2c_read(CONFIG_SYS_I2C_EEPROM_ADDR, 0,
168 CONFIG_SYS_I2C_EEPROM_ADDR_LEN,
169 (uchar *)&eeprom_content, sizeof(eeprom_content));
170 if (eeprom_diag) {
171 printf("DIAG: %s() read rc[%d], size[%d]\n",
172 __func__, ret, sizeof(eeprom_content));
173 }
174
175 if (ret != 0)
176 return -1;
177
178 eeprom_was_read = 1;
179
180 /*
181 * check validity of EEPROM content
182 * (check version, length, optionally checksum)
183 */
184 eeprom_is_valid = 1;
185 eeprom_datalen = get_eeprom_field_int(eeprom_content.len);
186 eeprom_version = get_eeprom_field_int(eeprom_content.version);
187
188 if (eeprom_diag) {
189 printf("DIAG: %s() magic[%c%c%c] len[%d] ver[%d] type[%d]\n",
190 __func__, eeprom_content.magic[0],
191 eeprom_content.magic[1], eeprom_content.magic[2],
192 eeprom_datalen, eeprom_version, eeprom_content.type);
193 }
194 if (strncmp(eeprom_content.magic, "ifm", strlen("ifm")) != 0)
195 eeprom_is_valid = 0;
196 if (eeprom_datalen < sizeof(struct eeprom_layout) - 5)
197 eeprom_is_valid = 0;
198 if ((eeprom_version != 1) && (eeprom_version != 2))
199 eeprom_is_valid = 0;
200 if (eeprom_content.type != HW_COMP_MAINCPU)
201 eeprom_is_valid = 0;
202
203 if (eeprom_diag)
204 printf("DIAG: %s() valid[%d]\n", __func__, eeprom_is_valid);
205
206 return ret;
207}
208
209int mac_read_from_eeprom(void)
210{
211 const u8 *mac;
Gerhard Sittig186f9c12013-06-05 14:51:05 +0200[diff] [blame^]212 const char *mac_txt;
Anatolij Gustschinfcc7fe42013-02-08 00:03:48 +0000[diff] [blame]213
214 if (read_eeprom()) {
215 printf("I2C EEPROM read failed.\n");
216 return -1;
217 }
218
219 if (!eeprom_is_valid) {
220 printf("I2C EEPROM content not valid\n");
221 return -1;
222 }
223
224 mac = NULL;
225 switch (eeprom_version) {
226 case 1:
227 case 2:
228 mac = (const u8 *)&eeprom_content.macaddress;
229 break;
230 }
231
232 if (mac && is_valid_ether_addr(mac)) {
233 eth_setenv_enetaddr("ethaddr", mac);
Gerhard Sittig186f9c12013-06-05 14:51:05 +0200[diff] [blame^]234 mac_txt = getenv("ethaddr");
235 if (mac_txt)
236 printf("DIAG: MAC value [%s]\n", mac_txt);
237 else
238 printf("DIAG: failed to setup MAC env\n");
Anatolij Gustschinfcc7fe42013-02-08 00:03:48 +0000[diff] [blame]239 }
240
241 return 0;
242}
243
244/*
245 * BEWARE!
246 * this board uses DDR1(!) Micron SDRAM, *NOT* the DDR2
247 * which the ADS, Aria or PDM360NG boards are using
248 * (the steps outlined here refer to the Micron datasheet)
249 */
250u32 sdram_init_seq[] = {
251 /* item 6, at least one NOP after CKE went high */
252 CONFIG_SYS_DDRCMD_NOP,
253 CONFIG_SYS_DDRCMD_NOP,
254 CONFIG_SYS_DDRCMD_NOP,
255 CONFIG_SYS_DDRCMD_NOP,
256 CONFIG_SYS_DDRCMD_NOP,
257 CONFIG_SYS_DDRCMD_NOP,
258 CONFIG_SYS_DDRCMD_NOP,
259 CONFIG_SYS_DDRCMD_NOP,
260 CONFIG_SYS_DDRCMD_NOP,
261 CONFIG_SYS_DDRCMD_NOP,
262 /* item 7, precharge all; item 8, tRP (20ns) */
263 CONFIG_SYS_DDRCMD_PCHG_ALL,
264 CONFIG_SYS_DDRCMD_NOP,
265 /* item 9, extended mode register; item 10, tMRD 10ns) */
266 CONFIG_SYS_MICRON_EMODE | CONFIG_SYS_MICRON_EMODE_PARAM,
267 CONFIG_SYS_DDRCMD_NOP,
268 /*
269 * item 11, (base) mode register _with_ reset DLL;
270 * item 12, tMRD (10ns)
271 */
272 CONFIG_SYS_MICRON_BMODE | CONFIG_SYS_MICRON_BMODE_RSTDLL |
273 CONFIG_SYS_MICRON_BMODE_PARAM,
274 CONFIG_SYS_DDRCMD_NOP,
275 /* item 13, precharge all; item 14, tRP (20ns) */
276 CONFIG_SYS_DDRCMD_PCHG_ALL,
277 CONFIG_SYS_DDRCMD_NOP,
278 /*
279 * item 15, auto refresh (i.e. refresh with CKE held high);
280 * item 16, tRFC (70ns)
281 */
282 CONFIG_SYS_DDRCMD_RFSH,
283 CONFIG_SYS_DDRCMD_NOP,
284 CONFIG_SYS_DDRCMD_NOP,
285 CONFIG_SYS_DDRCMD_NOP,
286 CONFIG_SYS_DDRCMD_NOP,
287 CONFIG_SYS_DDRCMD_NOP,
288 CONFIG_SYS_DDRCMD_NOP,
289 CONFIG_SYS_DDRCMD_NOP,
290 CONFIG_SYS_DDRCMD_NOP,
291 /*
292 * item 17, auto refresh (i.e. refresh with CKE held high);
293 * item 18, tRFC (70ns)
294 */
295 CONFIG_SYS_DDRCMD_RFSH,
296 CONFIG_SYS_DDRCMD_NOP,
297 CONFIG_SYS_DDRCMD_NOP,
298 CONFIG_SYS_DDRCMD_NOP,
299 CONFIG_SYS_DDRCMD_NOP,
300 CONFIG_SYS_DDRCMD_NOP,
301 CONFIG_SYS_DDRCMD_NOP,
302 CONFIG_SYS_DDRCMD_NOP,
303 CONFIG_SYS_DDRCMD_NOP,
304 /* item 19, optional, unassert DLL reset; item 20, tMRD (20ns) */
305 CONFIG_SYS_MICRON_BMODE | CONFIG_SYS_MICRON_BMODE_PARAM,
306 CONFIG_SYS_DDRCMD_NOP,
307 /*
308 * item 21, "actually done", but make sure 200 DRAM clock cycles
309 * have passed after DLL reset before READ requests are issued
310 * (200 cycles at 160MHz -> 1.25 usec)
311 */
312 /* EMPTY, optional, we don't do it */
313};
314
315phys_size_t initdram(int board_type)
316{
317 return fixed_sdram(NULL, sdram_init_seq, ARRAY_SIZE(sdram_init_seq));
318}
319
320int misc_init_r(void)
321{
322 u32 keys;
323 char *s;
324 int want_recovery;
325
326 /* we use bus I2C-0 for the on-board eeprom */
327 i2c_set_bus_num(0);
328
329 /* setup GPIO directions and initial values */
330 gpio_configure();
331
332 /*
333 * check the GPIO keyboard,
334 * enforced start of the recovery when
335 * - the appropriate keys were pressed
336 * - a previous installation was aborted or has failed
337 * - "some" external software told us to
338 */
339 want_recovery = 0;
340 keys = gpio_querykbd();
341 printf("GPIO keyboard status [0x%08X]\n", keys);
342 /* XXX insist in the _exact_ combination? */
343 if ((keys & GPIOKEY_BITS_RECOVERY) == GPIOKEY_BITS_RECOVERY) {
344 printf("GPIO keyboard requested RECOVERY\n");
345 /* XXX TODO
346 * refine the logic to detect the first keypress, and
347 * wait to recheck IF it was the recovery combination?
348 */
349 want_recovery = 1;
350 }
351 s = getenv("install_in_progress");
352 if ((s != NULL) && (*s != '\0')) {
353 printf("previous installation aborted, running RECOVERY\n");
354 want_recovery = 1;
355 }
356 s = getenv("install_failed");
357 if ((s != NULL) && (*s != '\0')) {
358 printf("previous installation FAILED, running RECOVERY\n");
359 want_recovery = 1;
360 }
361 s = getenv("want_recovery");
362 if ((s != NULL) && (*s != '\0')) {
363 printf("running RECOVERY according to the request\n");
364 want_recovery = 1;
365 }
366
367 if (want_recovery)
368 setenv("bootcmd", "run recovery");
369
370 /*
371 * boot the recovery system without waiting; boot the
372 * production system without waiting by default, only
373 * insert a pause (to provide a chance to get a prompt)
374 * when GPIO keys were pressed during power on
375 */
376 if (want_recovery)
377 setenv("bootdelay", "0");
378 else if (!keys)
379 setenv("bootdelay", "0");
380 else
381 setenv("bootdelay", "2");
382
383 /* get the ethernet MAC from I2C EEPROM */
384 mac_read_from_eeprom();
385
386 return 0;
387}
388
389/* setup specific IO pad configuration */
390static iopin_t ioregs_init[] = {
391 { /* LPC CS3 */
392 offsetof(struct ioctrl512x, io_control_nfc_ce0), 1,
393 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
394 IO_PIN_FMUX(1) | IO_PIN_DS(2),
395 },
396 { /* LPC CS1 */
397 offsetof(struct ioctrl512x, io_control_lpc_cs1), 1,
398 IO_PIN_OVER_DRVSTR,
399 IO_PIN_DS(2),
400 },
401 { /* LPC CS2 */
402 offsetof(struct ioctrl512x, io_control_lpc_cs2), 1,
403 IO_PIN_OVER_DRVSTR,
404 IO_PIN_DS(2),
405 },
406 { /* LPC CS4, CS5 */
407 offsetof(struct ioctrl512x, io_control_pata_ce1), 2,
408 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
409 IO_PIN_FMUX(1) | IO_PIN_DS(2),
410 },
411 { /* SDHC CLK, CMD, D0, D1, D2, D3 */
412 offsetof(struct ioctrl512x, io_control_pata_ior), 6,
413 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
414 IO_PIN_FMUX(1) | IO_PIN_DS(2),
415 },
416 { /* GPIO keyboard */
417 offsetof(struct ioctrl512x, io_control_pci_ad30), 4,
418 IO_PIN_OVER_FMUX,
419 IO_PIN_FMUX(3),
420 },
421 { /* GPIO DN1 PF, LCD power, DN2 PF */
422 offsetof(struct ioctrl512x, io_control_pci_ad26), 3,
423 IO_PIN_OVER_FMUX,
424 IO_PIN_FMUX(3),
425 },
426 { /* GPIO reset AS-i */
427 offsetof(struct ioctrl512x, io_control_pci_ad21), 1,
428 IO_PIN_OVER_FMUX,
429 IO_PIN_FMUX(3),
430 },
431 { /* GPIO reset safety */
432 offsetof(struct ioctrl512x, io_control_pci_ad19), 1,
433 IO_PIN_OVER_FMUX,
434 IO_PIN_FMUX(3),
435 },
436 { /* GPIO reset netX */
437 offsetof(struct ioctrl512x, io_control_pci_ad16), 1,
438 IO_PIN_OVER_FMUX,
439 IO_PIN_FMUX(3),
440 },
441 { /* GPIO ma2 en */
442 offsetof(struct ioctrl512x, io_control_pci_ad15), 1,
443 IO_PIN_OVER_FMUX,
444 IO_PIN_FMUX(3),
445 },
446 { /* GPIO SD CD, SD WP */
447 offsetof(struct ioctrl512x, io_control_pci_ad08), 2,
448 IO_PIN_OVER_FMUX,
449 IO_PIN_FMUX(3),
450 },
451 { /* FEC RX DV */
452 offsetof(struct ioctrl512x, io_control_pci_ad06), 1,
453 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
454 IO_PIN_FMUX(2) | IO_PIN_DS(2),
455 },
456 { /* GPIO AS-i prog, AS-i done, LCD backlight */
457 offsetof(struct ioctrl512x, io_control_pci_ad05), 3,
458 IO_PIN_OVER_FMUX,
459 IO_PIN_FMUX(3),
460 },
461 { /* GPIO AS-i wdg */
462 offsetof(struct ioctrl512x, io_control_pci_req2), 1,
463 IO_PIN_OVER_FMUX,
464 IO_PIN_FMUX(3),
465 },
466 { /* GPIO safety wdg */
467 offsetof(struct ioctrl512x, io_control_pci_req1), 1,
468 IO_PIN_OVER_FMUX,
469 IO_PIN_FMUX(3),
470 },
471 { /* GPIO netX wdg */
472 offsetof(struct ioctrl512x, io_control_pci_req0), 1,
473 IO_PIN_OVER_FMUX,
474 IO_PIN_FMUX(3),
475 },
476 { /* GPIO IRQ powerfail */
477 offsetof(struct ioctrl512x, io_control_pci_inta), 1,
478 IO_PIN_OVER_FMUX,
479 IO_PIN_FMUX(3),
480 },
481 { /* GPIO AS-i PWRD */
482 offsetof(struct ioctrl512x, io_control_pci_frame), 1,
483 IO_PIN_OVER_FMUX,
484 IO_PIN_FMUX(3),
485 },
486 { /* GPIO LED0, LED1 */
487 offsetof(struct ioctrl512x, io_control_pci_idsel), 2,
488 IO_PIN_OVER_FMUX,
489 IO_PIN_FMUX(3),
490 },
491 { /* GPIO IRQ AS-i 1, IRQ AS-i 2, IRQ safety */
492 offsetof(struct ioctrl512x, io_control_pci_irdy), 3,
493 IO_PIN_OVER_FMUX,
494 IO_PIN_FMUX(3),
495 },
496 { /* DIU clk */
497 offsetof(struct ioctrl512x, io_control_spdif_txclk), 1,
498 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
499 IO_PIN_FMUX(2) | IO_PIN_DS(2),
500 },
501 { /* FEC TX ER, CRS */
502 offsetof(struct ioctrl512x, io_control_spdif_tx), 2,
503 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
504 IO_PIN_FMUX(1) | IO_PIN_DS(2),
505 },
506 { /* GPIO/GPT */ /* to *NOT* have the EXT IRQ0 float */
507 offsetof(struct ioctrl512x, io_control_irq0), 1,
508 IO_PIN_OVER_FMUX,
509 IO_PIN_FMUX(3),
510 },
511 { /*
512 * FEC col, tx en, tx clk, txd 0-3, mdc, rx er,
513 * rdx 3-0, mdio, rx clk
514 */
515 offsetof(struct ioctrl512x, io_control_psc0_0), 15,
516 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
517 IO_PIN_FMUX(1) | IO_PIN_DS(2),
518 },
519 /* optional: make sure PSC3 remains the serial console */
520 { /* LPC CS6 */
521 offsetof(struct ioctrl512x, io_control_psc3_4), 1,
522 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
523 IO_PIN_FMUX(1) | IO_PIN_DS(2),
524 },
525 /* make sure PSC4 remains available for SPI,
526 *BUT* PSC4_1 is a GPIO kind of SS! */
527 { /* enforce drive strength on the SPI pin */
528 offsetof(struct ioctrl512x, io_control_psc4_0), 5,
529 IO_PIN_OVER_DRVSTR,
530 IO_PIN_DS(2),
531 },
532 {
533 offsetof(struct ioctrl512x, io_control_psc4_1), 1,
534 IO_PIN_OVER_FMUX,
535 IO_PIN_FMUX(3),
536 },
537 /* optional: make sure PSC5 remains available for SPI */
538 { /* enforce drive strength on the SPI pin */
539 offsetof(struct ioctrl512x, io_control_psc5_0), 5,
540 IO_PIN_OVER_DRVSTR,
541 IO_PIN_DS(1),
542 },
543 { /* LPC TSIZ1 */
544 offsetof(struct ioctrl512x, io_control_psc6_0), 1,
545 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
546 IO_PIN_FMUX(1) | IO_PIN_DS(2),
547 },
548 { /* DIU hsync */
549 offsetof(struct ioctrl512x, io_control_psc6_1), 1,
550 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
551 IO_PIN_FMUX(2) | IO_PIN_DS(1),
552 },
553 { /* DIU vsync */
554 offsetof(struct ioctrl512x, io_control_psc6_4), 1,
555 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
556 IO_PIN_FMUX(2) | IO_PIN_DS(1),
557 },
558 { /* PSC7, part of DIU RGB */
559 offsetof(struct ioctrl512x, io_control_psc7_0), 2,
560 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
561 IO_PIN_FMUX(2) | IO_PIN_DS(1),
562 },
563 { /* PSC7, safety UART */
564 offsetof(struct ioctrl512x, io_control_psc7_2), 2,
565 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
566 IO_PIN_FMUX(0) | IO_PIN_DS(1),
567 },
568 { /* DIU (part of) RGB[] */
569 offsetof(struct ioctrl512x, io_control_psc8_3), 16,
570 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
571 IO_PIN_FMUX(2) | IO_PIN_DS(1),
572 },
573 { /* DIU data enable */
574 offsetof(struct ioctrl512x, io_control_psc11_4), 1,
575 IO_PIN_OVER_FMUX | IO_PIN_OVER_DRVSTR,
576 IO_PIN_FMUX(2) | IO_PIN_DS(1),
577 },
578 /* reduce LPB drive strength for improved EMI */
579 { /* LPC OE, LPC RW */
580 offsetof(struct ioctrl512x, io_control_lpc_oe), 2,
581 IO_PIN_OVER_DRVSTR,
582 IO_PIN_DS(2),
583 },
584 { /* LPC AX03 through LPC AD00 */
585 offsetof(struct ioctrl512x, io_control_lpc_ax03), 36,
586 IO_PIN_OVER_DRVSTR,
587 IO_PIN_DS(2),
588 },
589 { /* LPC CS5 */
590 offsetof(struct ioctrl512x, io_control_pata_ce2), 1,
591 IO_PIN_OVER_DRVSTR,
592 IO_PIN_DS(2),
593 },
594 { /* SDHC CLK */
595 offsetof(struct ioctrl512x, io_control_nfc_wp), 1,
596 IO_PIN_OVER_DRVSTR,
597 IO_PIN_DS(2),
598 },
599 { /* SDHC DATA */
600 offsetof(struct ioctrl512x, io_control_nfc_ale), 4,
601 IO_PIN_OVER_DRVSTR,
602 IO_PIN_DS(2),
603 },
604};
605
606int checkboard(void)
607{
608 puts("Board: ifm AC14xx\n");
609
610 /* initialize function mux & slew rate IO inter alia on IO Pins */
611 iopin_initialize_bits(ioregs_init, ARRAY_SIZE(ioregs_init));
612
613 return 0;
614}
615
616#if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP)
617void ft_board_setup(void *blob, bd_t *bd)
618{
619 ft_cpu_setup(blob, bd);
620}
621#endif /* defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP) */