blob: 6d4c8279188328810b99b087d908baadf842b078 [file] [log] [blame]
Martyn Welch09630602018-12-11 11:34:46 +00001// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright (C) 2018 Collabora Ltd.
4 *
5 * Based on board/ccv/xpress/spl.c:
6 * Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
7 */
8
9#include <common.h>
10#include <spl.h>
11#include <asm/arch/clock.h>
12#include <asm/io.h>
13#include <asm/arch/mx6-ddr.h>
14#include <asm/arch/mx6-pins.h>
15#include <asm/arch/crm_regs.h>
Parthiban Nallathambid2d11912019-04-10 16:35:32 +020016#include <asm/arch/sys_proto.h>
Yangbo Lue37ac712019-06-21 11:42:28 +080017#include <fsl_esdhc_imx.h>
Martyn Welch09630602018-12-11 11:34:46 +000018
19/* Configuration for Micron MT41K256M16TW-107 IT:P, 32M x 16 x 8 -> 256MiB */
20
21static struct mx6ul_iomux_grp_regs mx6_grp_ioregs = {
22 .grp_addds = 0x00000030,
23 .grp_ddrmode_ctl = 0x00020000,
24 .grp_b0ds = 0x00000030,
25 .grp_ctlds = 0x00000030,
26 .grp_b1ds = 0x00000030,
27 .grp_ddrpke = 0x00000000,
28 .grp_ddrmode = 0x00020000,
29 .grp_ddr_type = 0x000c0000,
30};
31
32static struct mx6ul_iomux_ddr_regs mx6_ddr_ioregs = {
33 .dram_dqm0 = 0x00000030,
34 .dram_dqm1 = 0x00000030,
35 .dram_ras = 0x00000030,
36 .dram_cas = 0x00000030,
37 .dram_odt0 = 0x00000030,
38 .dram_odt1 = 0x00000030,
39 .dram_sdba2 = 0x00000000,
40 .dram_sdclk_0 = 0x00000030,
41 .dram_sdqs0 = 0x00000030,
42 .dram_sdqs1 = 0x00000030,
43 .dram_reset = 0x00000030,
44};
45
46static struct mx6_mmdc_calibration mx6_mmcd_calib = {
47 .p0_mpwldectrl0 = 0x00000000,
48 .p0_mpdgctrl0 = 0x41480148,
49 .p0_mprddlctl = 0x40403E42,
50 .p0_mpwrdlctl = 0x40405852,
51};
52
53struct mx6_ddr_sysinfo ddr_sysinfo = {
54 .dsize = 0, /* Bus size = 16bit */
55 .cs_density = 18,
56 .ncs = 1,
57 .cs1_mirror = 0,
58 .rtt_wr = 1,
59 .rtt_nom = 1,
60 .walat = 1, /* Write additional latency */
61 .ralat = 5, /* Read additional latency */
62 .mif3_mode = 3, /* Command prediction working mode */
63 .bi_on = 1, /* Bank interleaving enabled */
64 .pd_fast_exit = 1,
65 .sde_to_rst = 0x10, /* 14 cycles, 200us (JEDEC default) */
66 .rst_to_cke = 0x23, /* 33 cycles, 500us (JEDEC default) */
67 .ddr_type = DDR_TYPE_DDR3,
68 .refsel = 1, /* Refresh cycles at 32KHz */
69 .refr = 7, /* 8 refresh commands per refresh cycle */
70};
71
72static struct mx6_ddr3_cfg mem_ddr = {
73 .mem_speed = 933,
74 .density = 4,
75 .width = 16,
76 .banks = 8,
77 .rowaddr = 14,
78 .coladdr = 10,
79 .pagesz = 1,
80 .trcd = 1391,
81 .trcmin = 4791,
82 .trasmin = 3400,
83};
84
85static void ccgr_init(void)
86{
87 struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
88
89 writel(0xFFFFFFFF, &ccm->CCGR0);
90 writel(0xFFFFFFFF, &ccm->CCGR1);
91 writel(0xFFFFFFFF, &ccm->CCGR2);
92 writel(0xFFFFFFFF, &ccm->CCGR3);
93 writel(0xFFFFFFFF, &ccm->CCGR4);
94 writel(0xFFFFFFFF, &ccm->CCGR5);
95 writel(0xFFFFFFFF, &ccm->CCGR6);
96}
97
98static void spl_dram_init(void)
99{
100 mx6ul_dram_iocfg(mem_ddr.width, &mx6_ddr_ioregs, &mx6_grp_ioregs);
101 mx6_dram_cfg(&ddr_sysinfo, &mx6_mmcd_calib, &mem_ddr);
102}
103
Yangbo Lue37ac712019-06-21 11:42:28 +0800104#ifdef CONFIG_FSL_ESDHC_IMX
Martyn Welch09630602018-12-11 11:34:46 +0000105
106#define USDHC_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
107 PAD_CTL_PUS_22K_UP | PAD_CTL_SPEED_LOW | \
108 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | \
109 PAD_CTL_HYS)
110
111static iomux_v3_cfg_t const usdhc1_pads[] = {
112 MX6_PAD_SD1_CLK__USDHC1_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
113 MX6_PAD_SD1_CMD__USDHC1_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
114 MX6_PAD_SD1_DATA0__USDHC1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
115 MX6_PAD_SD1_DATA1__USDHC1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
116 MX6_PAD_SD1_DATA2__USDHC1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
117 MX6_PAD_SD1_DATA3__USDHC1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
118 MX6_PAD_UART1_RTS_B__USDHC1_CD_B | MUX_PAD_CTRL(USDHC_PAD_CTRL),
119};
120
Parthiban Nallathambid2d11912019-04-10 16:35:32 +0200121#ifndef CONFIG_NAND_MXS
122static iomux_v3_cfg_t const usdhc2_pads[] = {
123 MX6_PAD_NAND_RE_B__USDHC2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
124 MX6_PAD_NAND_WE_B__USDHC2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
125 MX6_PAD_NAND_DATA00__USDHC2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
126 MX6_PAD_NAND_DATA01__USDHC2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
127 MX6_PAD_NAND_DATA02__USDHC2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
128 MX6_PAD_NAND_DATA03__USDHC2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
129 MX6_PAD_NAND_DATA04__USDHC2_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
130 MX6_PAD_NAND_DATA05__USDHC2_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
131 MX6_PAD_NAND_DATA06__USDHC2_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
132 MX6_PAD_NAND_DATA07__USDHC2_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
133};
134#endif
135
Martyn Welch09630602018-12-11 11:34:46 +0000136static struct fsl_esdhc_cfg usdhc_cfg[] = {
137 {
138 .esdhc_base = USDHC1_BASE_ADDR,
139 .max_bus_width = 4,
140 },
Parthiban Nallathambid2d11912019-04-10 16:35:32 +0200141#ifndef CONFIG_NAND_MXS
142 {
143 .esdhc_base = USDHC2_BASE_ADDR,
144 .max_bus_width = 8,
145 },
146#endif
Martyn Welch09630602018-12-11 11:34:46 +0000147};
148
149int board_mmc_getcd(struct mmc *mmc)
150{
151 return 1;
152}
153
154int board_mmc_init(bd_t *bis)
155{
Parthiban Nallathambid2d11912019-04-10 16:35:32 +0200156 int i, ret;
Martyn Welch09630602018-12-11 11:34:46 +0000157
Parthiban Nallathambid2d11912019-04-10 16:35:32 +0200158 for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
159 switch (i) {
160 case 0:
161 SETUP_IOMUX_PADS(usdhc1_pads);
162 usdhc_cfg[i].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
163 break;
164#ifndef CONFIG_NAND_MXS
165 case 1:
166 SETUP_IOMUX_PADS(usdhc2_pads);
167 usdhc_cfg[i].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
168 break;
169#endif
170 default:
171 printf("Warning - USDHC%d controller not supporting\n",
172 i + 1);
173 return 0;
174 }
175
176 ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
177 if (ret) {
178 printf("Warning: failed to initialize mmc dev %d\n", i);
179 return ret;
180 }
181 }
182
183 return 0;
Martyn Welch09630602018-12-11 11:34:46 +0000184}
185
Parthiban Nallathambid2d11912019-04-10 16:35:32 +0200186void board_boot_order(u32 *spl_boot_list)
187{
188 u32 bmode = imx6_src_get_boot_mode();
189 u8 boot_dev = BOOT_DEVICE_MMC1;
190
191 switch ((bmode & IMX6_BMODE_MASK) >> IMX6_BMODE_SHIFT) {
192 case IMX6_BMODE_SD:
193 case IMX6_BMODE_ESD:
194 boot_dev = BOOT_DEVICE_MMC1;
195 break;
196 case IMX6_BMODE_MMC:
197 case IMX6_BMODE_EMMC:
198 boot_dev = BOOT_DEVICE_MMC2;
199 break;
200 default:
201 /* Default - BOOT_DEVICE_MMC1 */
202 printf("Wrong board boot order\n");
203 break;
204 }
205
206 spl_boot_list[0] = boot_dev;
207}
Yangbo Lue37ac712019-06-21 11:42:28 +0800208#endif /* CONFIG_FSL_ESDHC_IMX */
Martyn Welch09630602018-12-11 11:34:46 +0000209
210void board_init_f(ulong dummy)
211{
212 ccgr_init();
213
214 /* Setup AIPS and disable watchdog */
215 arch_cpu_init();
216
217 /* Setup iomux and fec */
218 board_early_init_f();
219
220 /* Setup GP timer */
221 timer_init();
222
223 /* UART clocks enabled and gd valid - init serial console */
224 preloader_console_init();
225
226 /* DDR initialization */
227 spl_dram_init();
228}