blob: 4f0c464cece2e74e2e7bc91319775d0c24b7d5eb [file] [log] [blame]
wdenkfe8c2802002-11-03 00:38:21 +00001/*
2 * Memory Setup stuff - taken from blob memsetup.S
3 *
4 * Copyright (C) 1999 2000 2001 Erik Mouw (J.A.K.Mouw@its.tudelft.nl) and
5 * Jan-Derk Bakker (J.D.Bakker@its.tudelft.nl)
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26
27
28#include <config.h>
29#include <version.h>
30
31
32/* some parameters for the board */
33
34MEM_BASE: .long 0xa0000000
35MEM_START: .long 0xc0000000
36
37#define MDCNFG 0x00
38#define MDCAS0 0x04
39#define MDCAS1 0x08
40#define MDCAS2 0x0c
41#define MSC0 0x10
42#define MSC1 0x14
43#define MECR 0x18
44
45mdcas0: .long 0xc71c703f @ cccccccf
46mdcas1: .long 0xffc71c71 @ fffffffc
47mdcas2: .long 0xffffffff @ ffffffff
48mdcnfg: .long 0x0334b21f @ 9326991f
49msc0: .long 0xfff84458 @ 42304230
50msc1: .long 0xffffffff @ 20182018
51mecr: .long 0x7fff7fff @ 01000000
52
53/* setting up the memory */
54
55.globl memsetup
56memsetup:
57 ldr r0, MEM_BASE
58
59 /* Setup the flash memory */
60 ldr r1, msc0
61 str r1, [r0, #MSC0]
62
63 /* Set up the DRAM */
64
65 /* MDCAS0 */
66 ldr r1, mdcas0
67 str r1, [r0, #MDCAS0]
68
69 /* MDCAS1 */
70 ldr r1, mdcas1
71 str r1, [r0, #MDCAS1]
72
73 /* MDCAS2 */
74 ldr r1, mdcas2
75 str r1, [r0, #MDCAS2]
76
77 /* MDCNFG */
78 ldr r1, mdcnfg
79 str r1, [r0, #MDCNFG]
80
81 /* Set up PCMCIA space */
82 ldr r1, mecr
83 str r1, [r0, #MECR]
84
85 /* Load something to activate bank */
86 ldr r1, MEM_START
87
88.rept 8
89 ldr r0, [r1]
90.endr
91
92 /* everything is fine now */
93 mov pc, lr
94