blob: 05463b26258624d138595d1b2b84e6c54c92d65b [file] [log] [blame]
Pragnesh Patel7c45fc92020-05-29 11:33:34 +05301# SPDX-License-Identifier: GPL-2.0+
2#
3# Copyright (C) 2018, Bin Meng <bmeng.cn@gmail.com>
4
5config SIFIVE_FU540
6 bool
7 select ARCH_EARLY_INIT_R
Bin Mengff8e88a2020-08-02 23:09:04 -07008 select SUPPORT_SPL
9 select RAM
10 select SPL_RAM if SPL
Pragnesh Patel7c45fc92020-05-29 11:33:34 +053011 imply CPU
12 imply CPU_RISCV
Sean Andersonc33efaf2020-09-28 10:52:21 -040013 imply RISCV_TIMER if (RISCV_SMODE || SPL_RISCV_SMODE)
Bin Menga6d7e8c2021-05-11 20:04:12 +080014 imply SPL_SIFIVE_CLINT
Pragnesh Patel7c45fc92020-05-29 11:33:34 +053015 imply CMD_CPU
Simon Glass529d5f92021-03-15 18:11:18 +130016 imply SPL_CPU
Pragnesh Patel7c45fc92020-05-29 11:33:34 +053017 imply SPL_OPENSBI
18 imply SPL_LOAD_FIT
Bin Mengff8e88a2020-08-02 23:09:04 -070019 imply SMP
20 imply CLK_SIFIVE
Green Wand56d79e2021-05-27 06:52:08 -070021 imply CLK_SIFIVE_PRCI
Bin Mengff8e88a2020-08-02 23:09:04 -070022 imply SIFIVE_SERIAL
23 imply MACB
24 imply MII
25 imply SPI
26 imply SPI_SIFIVE
27 imply MMC
28 imply MMC_SPI
29 imply MMC_BROKEN_CD
30 imply CMD_MMC
31 imply DM_GPIO
32 imply SIFIVE_GPIO
33 imply CMD_GPIO
34 imply MISC
35 imply SIFIVE_OTP
36 imply DM_PWM
37 imply PWM_SIFIVE
Pragnesh Patelf517e5f2020-11-14 14:42:35 +053038 imply DM_I2C
39 imply SYS_I2C_OCORES
Jagan Tekiff7d25e2020-07-15 15:39:00 +053040
41if ENV_IS_IN_SPI_FLASH
42
43config ENV_OFFSET
44 default 0x505000
45
46config ENV_SIZE
47 default 0x20000
48
49config ENV_SECT_SIZE
50 default 0x10000
51
52endif # ENV_IS_IN_SPI_FLASH