blob: 10c229dcb374bdf0b5750d5a7c4f5260b3be7094 [file] [log] [blame]
Fabio Estevam7891e252012-09-13 03:18:20 +00001/*
2 * Copyright (C) 2012 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale i.MX6Q SabreSD board.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Fabio Estevam7891e252012-09-13 03:18:20 +00007 */
8
Fabio Estevambcfc7112012-09-24 08:09:32 +00009#ifndef __MX6QSABRESD_CONFIG_H
10#define __MX6QSABRESD_CONFIG_H
Fabio Estevam7891e252012-09-13 03:18:20 +000011
John Tobias15582002014-11-12 14:27:44 -080012#ifdef CONFIG_SPL
John Tobias15582002014-11-12 14:27:44 -080013#include "imx6_spl.h"
Diego Dortad96796c2016-10-11 11:09:27 -030014#undef CONFIG_SPL_EXT_SUPPORT
John Tobias15582002014-11-12 14:27:44 -080015#endif
16
Fabio Estevam7891e252012-09-13 03:18:20 +000017#define CONFIG_MACH_TYPE 3980
Fabio Estevambcfc7112012-09-24 08:09:32 +000018#define CONFIG_MXC_UART_BASE UART1_BASE
Simon Glass12ca05a2016-10-17 20:12:39 -060019#define CONSOLE_DEV "ttymxc0"
Otavio Salvador903e7792012-10-02 09:22:10 +000020#define CONFIG_MMCROOT "/dev/mmcblk1p2"
Fabio Estevam7891e252012-09-13 03:18:20 +000021
Otavio Salvador03ce3302014-01-06 13:27:20 -020022#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
23
Pierre Aubertc1747972013-06-04 09:00:15 +020024#include "mx6sabre_common.h"
Otavio Salvador51535d92012-09-26 11:37:01 +000025
Diego Dortad96796c2016-10-11 11:09:27 -030026/* Falcon Mode */
27#define CONFIG_CMD_SPL
28#define CONFIG_SPL_OS_BOOT
29#define CONFIG_SYS_SPL_ARGS_ADDR 0x18000000
30#define CONFIG_CMD_SPL_WRITE_SIZE (128 * SZ_1K)
31
32/* Falcon Mode - MMC support: args@1MB kernel@2MB */
33#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x800 /* 1MB */
34#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS (CONFIG_CMD_SPL_WRITE_SIZE / 512)
35#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x1000 /* 2MB */
36
Shawn Guode7d02a2012-12-30 14:14:59 +000037#define CONFIG_SYS_FSL_USDHC_NUM 3
38#if defined(CONFIG_ENV_IS_IN_MMC)
Fabio Estevamacbb4452013-01-10 09:00:53 +000039#define CONFIG_SYS_MMC_ENV_DEV 1 /* SDHC3 */
Shawn Guode7d02a2012-12-30 14:14:59 +000040#endif
41
Marek Vasute919aa22014-03-23 22:45:41 +010042#define CONFIG_CMD_PCI
43#ifdef CONFIG_CMD_PCI
Marek Vasute919aa22014-03-23 22:45:41 +010044#define CONFIG_PCI_SCAN_SHOW
45#define CONFIG_PCIE_IMX
46#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
47#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(3, 19)
48#endif
49
Fabio Estevam66ca09f2014-05-09 13:15:42 -030050/* I2C Configs */
Fabio Estevam66ca09f2014-05-09 13:15:42 -030051#define CONFIG_SYS_I2C
52#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)03544c62015-09-21 22:43:38 +020053#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
54#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf8cb1012015-03-20 10:20:40 -070055#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Fabio Estevam66ca09f2014-05-09 13:15:42 -030056#define CONFIG_SYS_I2C_SPEED 100000
57
58/* PMIC */
59#define CONFIG_POWER
60#define CONFIG_POWER_I2C
61#define CONFIG_POWER_PFUZE100
62#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
63
Peng Fan5a3d63c2014-12-02 09:55:27 +080064/* USB Configs */
Peng Fan5a3d63c2014-12-02 09:55:27 +080065#ifdef CONFIG_CMD_USB
66#define CONFIG_USB_EHCI
67#define CONFIG_USB_EHCI_MX6
Peng Fan5a3d63c2014-12-02 09:55:27 +080068#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
69#define CONFIG_USB_HOST_ETHER
70#define CONFIG_USB_ETHER_ASIX
71#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
72#define CONFIG_MXC_USB_FLAGS 0
73#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 /* Enabled USB controller number */
74#endif
75
Fabio Estevambcfc7112012-09-24 08:09:32 +000076#endif /* __MX6QSABRESD_CONFIG_H */