blob: 70a698ab328e6392f73cac47a00a4ed3981de3a0 [file] [log] [blame]
Albert Aribaudce9c2272010-06-17 19:38:21 +05301/*
Albert ARIBAUD57b4bce2011-04-22 19:41:02 +02002 * Copyright (C) 2010 Albert ARIBAUD <albert.u.boot@aribaud.net>
Albert Aribaudce9c2272010-06-17 19:38:21 +05303 *
4 * Based on original Kirkwood support which is
5 * (C) Copyright 2009
6 * Marvell Semiconductor <www.marvell.com>
7 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
8 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02009 * SPDX-License-Identifier: GPL-2.0+
Albert Aribaudce9c2272010-06-17 19:38:21 +053010 */
11
12#ifndef _CONFIG_EDMINIV2_H
13#define _CONFIG_EDMINIV2_H
14
15/*
16 * Version number information
17 */
18
19#define CONFIG_IDENT_STRING " EDMiniV2"
20
21/*
22 * High Level Configuration Options (easy to change)
23 */
24
25#define CONFIG_MARVELL 1
Albert Aribaudce9c2272010-06-17 19:38:21 +053026#define CONFIG_FEROCEON 1 /* CPU Core subversion */
Albert Aribaudce9c2272010-06-17 19:38:21 +053027#define CONFIG_88F5182 1 /* SOC Name */
28#define CONFIG_MACH_EDMINIV2 1 /* Machine type */
29
Lei Wen5ff8b352011-10-24 16:27:32 +000030#include <asm/arch/orion5x.h>
Albert Aribaudce9c2272010-06-17 19:38:21 +053031/*
32 * CLKs configurations
33 */
34
Albert Aribaudce9c2272010-06-17 19:38:21 +053035/*
36 * Board-specific values for Orion5x MPP low level init:
37 * - MPPs 12 to 15 are SATA LEDs (mode 5)
38 * - Others are GPIO/unused (mode 3 for MPP0, mode 5 for
39 * MPP16 to MPP19, mode 0 for others
40 */
41
42#define ORION5X_MPP0_7 0x00000003
43#define ORION5X_MPP8_15 0x55550000
Albert Aribaudecaf3af2010-08-08 05:17:06 +053044#define ORION5X_MPP16_23 0x00005555
Albert Aribaudce9c2272010-06-17 19:38:21 +053045
46/*
47 * Board-specific values for Orion5x GPIO low level init:
48 * - GPIO3 is input (RTC interrupt)
49 * - GPIO16 is Power LED control (0 = on, 1 = off)
50 * - GPIO17 is Power LED source select (0 = CPLD, 1 = GPIO16)
51 * - GPIO18 is Power Button status (0 = Released, 1 = Pressed)
Albert ARIBAUD491f6c22012-08-16 06:35:21 +000052 * - GPIO19 is SATA disk power toggle (toggles on 0-to-1)
53 * - GPIO22 is SATA disk power status ()
54 * - GPIO23 is supply status for SATA disk ()
55 * - GPIO24 is supply control for board (write 1 to power off)
56 * Last GPIO is 25, further bits are supposed to be 0.
Albert Aribaudce9c2272010-06-17 19:38:21 +053057 * Enable mask has ones for INPUT, 0 for OUTPUT.
Albert ARIBAUD491f6c22012-08-16 06:35:21 +000058 * Default is LED ON, board ON :)
Albert Aribaudce9c2272010-06-17 19:38:21 +053059 */
60
Albert ARIBAUD491f6c22012-08-16 06:35:21 +000061#define ORION5X_GPIO_OUT_ENABLE 0xfef4f0ca
62#define ORION5X_GPIO_OUT_VALUE 0x00000000
63#define ORION5X_GPIO_IN_POLARITY 0x000000d0
Albert Aribaudce9c2272010-06-17 19:38:21 +053064
65/*
66 * NS16550 Configuration
67 */
68
69#define CONFIG_SYS_NS16550
70#define CONFIG_SYS_NS16550_SERIAL
71#define CONFIG_SYS_NS16550_REG_SIZE (-4)
72#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_TCLK
73#define CONFIG_SYS_NS16550_COM1 ORION5X_UART0_BASE
74
75/*
76 * Serial Port configuration
77 * The following definitions let you select what serial you want to use
78 * for your console driver.
79 */
80
81#define CONFIG_CONS_INDEX 1 /*Console on UART0 */
82#define CONFIG_BAUDRATE 115200
83#define CONFIG_SYS_BAUDRATE_TABLE \
84 { 9600, 19200, 38400, 57600, 115200, 230400, 460800, 921600 }
85
86/*
87 * FLASH configuration
88 */
89
90#define CONFIG_SYS_FLASH_CFI
91#define CONFIG_FLASH_CFI_DRIVER
92#define CONFIG_FLASH_CFI_LEGACY
93#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
94#define CONFIG_SYS_MAX_FLASH_SECT 11 /* max num of sects on one chip */
95#define CONFIG_SYS_FLASH_BASE 0xfff80000
96#define CONFIG_SYS_FLASH_SECTSZ \
97 {16384, 8192, 8192, 32768, \
98 65536, 65536, 65536, 65536, 65536, 65536, 65536}
99
100/* auto boot */
101#define CONFIG_BOOTDELAY 3 /* default enable autoboot */
102
103/*
104 * For booting Linux, the board info and command line data
105 * have to be in the first 8 MB of memory, since this is
106 * the maximum mapped by the Linux kernel during initialization.
107 */
108#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
109#define CONFIG_INITRD_TAG 1 /* enable INITRD tag */
110#define CONFIG_SETUP_MEMORY_TAGS 1 /* enable memory tag */
111
112#define CONFIG_SYS_PROMPT "EDMiniV2> " /* Command Prompt */
113#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buff Size */
114#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \
115 +sizeof(CONFIG_SYS_PROMPT) + 16) /* Print Buff */
116/*
117 * Commands configuration - using default command set for now
118 */
119#include <config_cmd_default.h>
Albert Aribaudecaf3af2010-08-08 05:17:06 +0530120#define CONFIG_CMD_IDE
Albert Aribaudc2ca44c2010-08-27 18:26:06 +0200121#define CONFIG_CMD_I2C
Albert ARIBAUD81a6c002012-01-15 22:08:41 +0000122#define CONFIG_CMD_USB
Albert Aribaudab9164d2010-07-12 22:24:30 +0200123
Albert Aribaudce9c2272010-06-17 19:38:21 +0530124/*
Albert Aribaudab9164d2010-07-12 22:24:30 +0200125 * Network
Albert Aribaudce9c2272010-06-17 19:38:21 +0530126 */
Albert Aribaudab9164d2010-07-12 22:24:30 +0200127
128#ifdef CONFIG_CMD_NET
129#define CONFIG_MVGBE /* Enable Marvell GbE Driver */
130#define CONFIG_MVGBE_PORTS {1} /* enable port 0 only */
131#define CONFIG_SKIP_LOCAL_MAC_RANDOMIZATION /* don't randomize MAC */
132#define CONFIG_PHY_BASE_ADR 0x8
133#define CONFIG_RESET_PHY_R /* use reset_phy() to init mv8831116 PHY */
134#define CONFIG_NETCONSOLE /* include NetConsole support */
Albert Aribaudab9164d2010-07-12 22:24:30 +0200135#define CONFIG_MII /* expose smi ove miiphy interface */
136#define CONFIG_SYS_FAULT_ECHO_LINK_DOWN /* detect link using phy */
137#define CONFIG_ENV_OVERWRITE /* ethaddr can be reprogrammed */
138#endif
Albert Aribaudce9c2272010-06-17 19:38:21 +0530139
140/*
Albert Aribaudecaf3af2010-08-08 05:17:06 +0530141 * IDE
142 */
143#ifdef CONFIG_CMD_IDE
144#define __io
145#define CONFIG_IDE_PREINIT
146#define CONFIG_DOS_PARTITION
147#define CONFIG_CMD_EXT2
148/* ED Mini V has an IDE-compatible SATA connector for port 1 */
149#define CONFIG_MVSATA_IDE
150#define CONFIG_MVSATA_IDE_USE_PORT1
151/* Needs byte-swapping for ATA data register */
152#define CONFIG_IDE_SWAP_IO
153/* Data, registers and alternate blocks are at the same offset */
154#define CONFIG_SYS_ATA_DATA_OFFSET (0x0100)
155#define CONFIG_SYS_ATA_REG_OFFSET (0x0100)
156#define CONFIG_SYS_ATA_ALT_OFFSET (0x0100)
157/* Each 8-bit ATA register is aligned to a 4-bytes address */
158#define CONFIG_SYS_ATA_STRIDE 4
159/* Controller supports 48-bits LBA addressing */
160#define CONFIG_LBA48
161/* A single bus, a single device */
162#define CONFIG_SYS_IDE_MAXBUS 1
163#define CONFIG_SYS_IDE_MAXDEVICE 1
164/* ATA registers base is at SATA controller base */
165#define CONFIG_SYS_ATA_BASE_ADDR ORION5X_SATA_BASE
166/* ATA bus 0 is orion5x port 1 on ED Mini V2 */
167#define CONFIG_SYS_ATA_IDE0_OFFSET ORION5X_SATA_PORT1_OFFSET
168/* end of IDE defines */
169#endif /* CMD_IDE */
170
171/*
Albert ARIBAUD81a6c002012-01-15 22:08:41 +0000172 * Common USB/EHCI configuration
173 */
174#ifdef CONFIG_CMD_USB
175#define CONFIG_USB_EHCI /* Enable EHCI USB support */
176#define CONFIG_USB_EHCI_MARVELL
177#define ORION5X_USB20_HOST_PORT_BASE ORION5X_USB20_PORT0_BASE
178#define CONFIG_USB_STORAGE
179#define CONFIG_DOS_PARTITION
180#define CONFIG_ISO_PARTITION
181#define CONFIG_SUPPORT_VFAT
182#endif /* CONFIG_CMD_USB */
183
184/*
Albert Aribaudc2ca44c2010-08-27 18:26:06 +0200185 * I2C related stuff
186 */
187#ifdef CONFIG_CMD_I2C
Hans de Goede0db2bbd2014-06-13 22:55:48 +0200188#define CONFIG_SYS_I2C
189#define CONFIG_SYS_I2C_MVTWSI
Albert Aribaudc2ca44c2010-08-27 18:26:06 +0200190#define CONFIG_I2C_MVTWSI_BASE ORION5X_TWSI_BASE
191#define CONFIG_SYS_I2C_SLAVE 0x0
192#define CONFIG_SYS_I2C_SPEED 100000
193#endif
194
195/*
Albert Aribaudce9c2272010-06-17 19:38:21 +0530196 * Environment variables configurations
197 */
198#define CONFIG_ENV_IS_IN_FLASH 1
199#define CONFIG_ENV_SECT_SIZE 0x2000 /* 16K */
200#define CONFIG_ENV_SIZE 0x2000
201#define CONFIG_ENV_OFFSET 0x4000 /* env starts here */
202
203/*
204 * Size of malloc() pool
205 */
Albert ARIBAUD84fb04b2012-09-21 14:57:12 +0000206#define CONFIG_SYS_MALLOC_LEN (1024 * 256) /* 256kB for malloc() */
Albert Aribaudce9c2272010-06-17 19:38:21 +0530207
208/*
209 * Other required minimal configurations
210 */
211#define CONFIG_CONSOLE_INFO_QUIET /* some code reduction */
212#define CONFIG_ARCH_CPU_INIT /* call arch_cpu_init() */
213#define CONFIG_ARCH_MISC_INIT /* call arch_misc_init() */
214#define CONFIG_DISPLAY_CPUINFO /* Display cpu info */
215#define CONFIG_NR_DRAM_BANKS 1
216
Albert Aribaudce9c2272010-06-17 19:38:21 +0530217#define CONFIG_SYS_LOAD_ADDR 0x00800000
218#define CONFIG_SYS_MEMTEST_START 0x00400000
219#define CONFIG_SYS_MEMTEST_END 0x007fffff
220#define CONFIG_SYS_RESET_ADDRESS 0xffff0000
221#define CONFIG_SYS_MAXARGS 16
222
Albert ARIBAUDa203a7c2012-02-06 20:32:19 +0530223/* Use the HUSH parser */
224#define CONFIG_SYS_HUSH_PARSER
Albert ARIBAUDa203a7c2012-02-06 20:32:19 +0530225
226/* Enable command line editing */
227#define CONFIG_CMDLINE_EDITING
228
229/* provide extensive help */
230#define CONFIG_SYS_LONGHELP
231
Albert Aribaud06939232010-10-11 13:13:29 +0200232/* additions for new relocation code, must be added to all boards */
233#define CONFIG_SYS_SDRAM_BASE 0
234#define CONFIG_SYS_INIT_SP_ADDR \
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200235 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
Albert Aribaud06939232010-10-11 13:13:29 +0200236
Albert Aribaudce9c2272010-06-17 19:38:21 +0530237#endif /* _CONFIG_EDMINIV2_H */