blob: 971338a466aca72b78feb8e13cc0d0186bc0e666 [file] [log] [blame]
wdenk12f34242003-09-02 22:48:03 +00001/*
2 * (C) Copyright 2001
3 * Josh Huber <huber@mclx.com>, Mission Critical Linux, Inc.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
wdenk12f34242003-09-02 22:48:03 +000031#ifndef __ASSEMBLY__
32#include <galileo/core.h>
33#endif
34
35#include "../board/evb64260/local.h"
36
37/*
38 * High Level Configuration Options
39 * (easy to change)
40 */
41
42#define CONFIG_P3G4 1 /* this is a P3G4 board */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020043#define CONFIG_SYS_GT_6426x GT_64260 /* with a 64260 system controller */
wdenk12f34242003-09-02 22:48:03 +000044
Wolfgang Denk53677ef2008-05-20 16:00:29 +020045#define CONFIG_BAUDRATE 115200 /* console baudrate = 115200 */
wdenk12f34242003-09-02 22:48:03 +000046
47#undef CONFIG_ECC /* enable ECC support */
48/* #define CONFIG_EVB64260_750CX 1 */ /* Support the EVB-64260-750CX Board */
49
50/* which initialization functions to call for this board */
51#define CONFIG_MISC_INIT_R 1
wdenkc837dcb2004-01-20 23:12:12 +000052#define CONFIG_BOARD_EARLY_INIT_F 1
wdenk12f34242003-09-02 22:48:03 +000053
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_BOARD_NAME "P3G4"
wdenk12f34242003-09-02 22:48:03 +000055
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020056#undef CONFIG_SYS_HUSH_PARSER
57#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
wdenk12f34242003-09-02 22:48:03 +000058
59/*
60 * The following defines let you select what serial you want to use
61 * for your console driver.
62 *
63 * to use the MPSC, #define CONFIG_MPSC. If you have wired up another
64 * mpsc channel, change CONFIG_MPSC_PORT to the desired value.
65 */
66#define CONFIG_MPSC
stroesedcb2f952005-05-03 06:06:41 +000067#define CONFIG_MPSC_PORT 0
wdenk12f34242003-09-02 22:48:03 +000068
69#define CONFIG_NET_MULTI /* attempt all available adapters */
70
71/* define this if you want to enable GT MAC filtering */
72#define CONFIG_GT_USE_MAC_HASH_TABLE
73
74#undef CONFIG_ETHER_PORT_MII /* use RMII */
75
stroesedcb2f952005-05-03 06:06:41 +000076#if 0
wdenk12f34242003-09-02 22:48:03 +000077#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
78#else
79#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
80#endif
81#define CONFIG_ZERO_BOOTDELAY_CHECK
82
stroesedcb2f952005-05-03 06:06:41 +000083#define CONFIG_PREBOOT "echo;" \
Wolfgang Denk32bf3d12008-03-03 12:16:44 +010084 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
stroesedcb2f952005-05-03 06:06:41 +000085 "echo"
86
wdenk12f34242003-09-02 22:48:03 +000087#undef CONFIG_BOOTARGS
stroesedcb2f952005-05-03 06:06:41 +000088
89#define CONFIG_EXTRA_ENV_SETTINGS \
90 "netdev=eth0\0" \
91 "hostname=p3g4\0" \
92 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010093 "nfsroot=${serverip}:${rootpath}\0" \
stroesedcb2f952005-05-03 06:06:41 +000094 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010095 "addip=setenv bootargs ${bootargs} " \
96 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
97 ":${hostname}:${netdev}:off panic=1\0" \
98 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
stroesedcb2f952005-05-03 06:06:41 +000099 "flash_nfs=run nfsargs addip addtty;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100100 "bootm ${kernel_addr}\0" \
stroesedcb2f952005-05-03 06:06:41 +0000101 "flash_self=run ramargs addip addtty;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100102 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
103 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
stroesedcb2f952005-05-03 06:06:41 +0000104 "bootm\0" \
105 "rootpath=/opt/eldk/ppc_74xx\0" \
106 "bootfile=/tftpboot/p3g4/uImage\0" \
107 "kernel_addr=ff000000\0" \
108 "ramdisk_addr=ff010000\0" \
109 "load=tftp 100000 /tftpboot/p3g4/u-boot.bin\0" \
110 "update=protect off fff00000 fff3ffff;era fff00000 fff3ffff;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +0100111 "cp.b 100000 fff00000 ${filesize};" \
stroesedcb2f952005-05-03 06:06:41 +0000112 "setenv filesize;saveenv\0" \
Detlev Zundeld8ab58b2008-03-06 16:45:53 +0100113 "upd=run load update\0" \
stroesedcb2f952005-05-03 06:06:41 +0000114 ""
115#define CONFIG_BOOTCOMMAND "run flash_self"
wdenk12f34242003-09-02 22:48:03 +0000116
117#define CONFIG_LOADS_ECHO 0 /* echo off for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118#define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate changes */
wdenk12f34242003-09-02 22:48:03 +0000119
120#undef CONFIG_WATCHDOG /* watchdog disabled */
121#undef CONFIG_ALTIVEC /* undef to disable */
122
Jon Loeliger18225e82007-07-09 21:31:24 -0500123/*
124 * BOOTP options
125 */
126#define CONFIG_BOOTP_SUBNETMASK
127#define CONFIG_BOOTP_GATEWAY
128#define CONFIG_BOOTP_HOSTNAME
129#define CONFIG_BOOTP_BOOTPATH
130#define CONFIG_BOOTP_BOOTFILESIZE
131
wdenk12f34242003-09-02 22:48:03 +0000132
wdenk149dded2003-09-10 18:20:28 +0000133#define CONFIG_TIMESTAMP /* Print image info with timestamp */
wdenk12f34242003-09-02 22:48:03 +0000134
wdenk12f34242003-09-02 22:48:03 +0000135
Jon Loeligeracf02692007-07-08 14:49:44 -0500136/*
137 * Command line configuration.
138 */
139#include <config_cmd_default.h>
140
141#define CONFIG_CMD_ASKENV
142#define CONFIG_CMD_DHCP
143#define CONFIG_CMD_PCI
144#define CONFIG_CMD_ELF
145#define CONFIG_CMD_MII
146#define CONFIG_CMD_PING
147#define CONFIG_CMD_UNIVERSE
148#define CONFIG_CMD_BSP
149
wdenk12f34242003-09-02 22:48:03 +0000150
151/*
152 * Miscellaneous configurable options
153 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200154#define CONFIG_SYS_LONGHELP /* undef to save memory */
155#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeligeracf02692007-07-08 14:49:44 -0500156#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200157#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk12f34242003-09-02 22:48:03 +0000158#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk12f34242003-09-02 22:48:03 +0000160#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
162#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
163#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk12f34242003-09-02 22:48:03 +0000164
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#define CONFIG_SYS_MEMTEST_START 0x00400000 /* memtest works on */
166#define CONFIG_SYS_MEMTEST_END 0x00C00000 /* 4 ... 12 MB in DRAM */
wdenk12f34242003-09-02 22:48:03 +0000167
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_LOAD_ADDR 0x00300000 /* default load address */
wdenk12f34242003-09-02 22:48:03 +0000169
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#define CONFIG_SYS_HZ 1000 /* decr freq: 1ms ticks */
171#define CONFIG_SYS_BUS_HZ 133000000 /* 133 MHz */
172#define CONFIG_SYS_BUS_CLK CONFIG_SYS_BUS_HZ
wdenk12f34242003-09-02 22:48:03 +0000173
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
wdenk12f34242003-09-02 22:48:03 +0000175
176
177/*
178 * Low Level Configuration Settings
179 * (address mappings, register initial values, etc.)
180 * You should know what you are doing if you make changes here.
181 */
182
183/*-----------------------------------------------------------------------
184 * Definitions for initial stack pointer and data area
185 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200186#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
187#define CONFIG_SYS_INIT_RAM_END 0x1000
188#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for init data */
189#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
190#define CONFIG_SYS_INIT_RAM_LOCK
wdenk12f34242003-09-02 22:48:03 +0000191
192
193/*-----------------------------------------------------------------------
194 * Start addresses for the final memory configuration
195 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200196 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenk12f34242003-09-02 22:48:03 +0000197 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200198#define CONFIG_SYS_SDRAM_BASE 0x00000000
199#define CONFIG_SYS_FLASH_BASE 0xff000000
200#define CONFIG_SYS_RESET_ADDRESS 0xfff00100
201#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
202#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
203#define CONFIG_SYS_MALLOC_LEN (256 << 10) /* Reserve 256 kB for malloc */
wdenk12f34242003-09-02 22:48:03 +0000204
205/* areas to map different things with the GT in physical space */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200206#define CONFIG_SYS_DRAM_BANKS 1
207#define CONFIG_SYS_DFL_GT_REGS 0x14000000 /* boot time GT_REGS */
wdenk12f34242003-09-02 22:48:03 +0000208
209/* What to put in the bats. */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200210#define CONFIG_SYS_MISC_REGION_BASE 0xf0000000
wdenk12f34242003-09-02 22:48:03 +0000211
212/* Peripheral Device section */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200213#define CONFIG_SYS_GT_REGS 0xf8000000
214#define CONFIG_SYS_DEV_BASE 0xff000000
wdenk12f34242003-09-02 22:48:03 +0000215
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200216#define CONFIG_SYS_DEV0_SPACE CONFIG_SYS_DEV_BASE
217#define CONFIG_SYS_DEV1_SPACE (CONFIG_SYS_DEV0_SPACE + CONFIG_SYS_DEV0_SIZE)
218#define CONFIG_SYS_DEV2_SPACE (CONFIG_SYS_DEV1_SPACE + CONFIG_SYS_DEV1_SIZE)
219#define CONFIG_SYS_DEV3_SPACE (CONFIG_SYS_DEV2_SPACE + CONFIG_SYS_DEV2_SIZE)
wdenk12f34242003-09-02 22:48:03 +0000220
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200221#define CONFIG_SYS_DEV0_SIZE _8M /* Flash bank */
222#define CONFIG_SYS_DEV1_SIZE 0 /* unused */
223#define CONFIG_SYS_DEV2_SIZE 0 /* unused */
224#define CONFIG_SYS_DEV3_SIZE 0 /* unused */
wdenk12f34242003-09-02 22:48:03 +0000225
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200226#define CONFIG_SYS_16BIT_BOOT_PAR 0xc01b5e7c
227#define CONFIG_SYS_DEV0_PAR CONFIG_SYS_16BIT_BOOT_PAR
wdenk12f34242003-09-02 22:48:03 +0000228
229#if 0 /* Wrong?? NTL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200230#define CONFIG_SYS_MPP_CONTROL_0 0x53541717 /* InitAct EOT[4] DBurst TCEn[1] */
wdenk12f34242003-09-02 22:48:03 +0000231 /* DMAAck[1:0] GNT0[1:0] */
232#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200233#define CONFIG_SYS_MPP_CONTROL_0 0x53547777 /* InitAct EOT[4] DBurst TCEn[1] */
wdenk12f34242003-09-02 22:48:03 +0000234 /* REQ0[1:0] GNT0[1:0] */
235#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200236#define CONFIG_SYS_MPP_CONTROL_1 0x44009911 /* TCEn[4] TCTcnt[4] GPP[13:12] */
wdenk12f34242003-09-02 22:48:03 +0000237 /* DMAReq[4] DMAAck[4] WDNMI WDE */
238#if 0 /* Wrong?? NTL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200239#define CONFIG_SYS_MPP_CONTROL_2 0x40091818 /* TCTcnt[0] GPP[22:21] BClkIn */
wdenk12f34242003-09-02 22:48:03 +0000240 /* DMAAck[1:0] GNT1[1:0] */
241#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200242#define CONFIG_SYS_MPP_CONTROL_2 0x40098888 /* TCTcnt[0] */
wdenk12f34242003-09-02 22:48:03 +0000243 /* GPP[22] (RS232IntB or PCI1Int) */
244 /* GPP[21] (RS323IntA) */
245 /* BClkIn */
246 /* REQ1[1:0] GNT1[1:0] */
247#endif
248
249#if 0 /* Wrong?? NTL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200250# define CONFIG_SYS_MPP_CONTROL_3 0x00090066 /* GPP[31:29] BClkOut0 */
wdenk12f34242003-09-02 22:48:03 +0000251 /* GPP[27:26] Int[1:0] */
252#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200253# define CONFIG_SYS_MPP_CONTROL_3 0x22090066 /* MREQ MGNT */
wdenk12f34242003-09-02 22:48:03 +0000254 /* GPP[29] (PCI1Int) */
255 /* BClkOut0 */
256 /* GPP[27] (PCI0Int) */
257 /* GPP[26] (RtcInt or PCI1Int) */
258 /* CPUInt[25:24] */
259#endif
260
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200261#define CONFIG_SYS_SERIAL_PORT_MUX 0x00001102 /* 11=MPSC1/MPSC0 02=ETH 0 and 2 RMII */
wdenk12f34242003-09-02 22:48:03 +0000262
263#if 0 /* Wrong?? - NTL */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200264# define CONFIG_SYS_GPP_LEVEL_CONTROL 0x000002c6
wdenk12f34242003-09-02 22:48:03 +0000265#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200266# define CONFIG_SYS_GPP_LEVEL_CONTROL 0x2c600000 /* 0010 1100 0110 0000 */
wdenk12f34242003-09-02 22:48:03 +0000267 /* gpp[29] */
268 /* gpp[27:26] */
269 /* gpp[22:21] */
270
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200271# define CONFIG_SYS_SDRAM_CONFIG 0xd8e18200 /* 0x448 */
wdenk12f34242003-09-02 22:48:03 +0000272 /* idmas use buffer 1,1
273 comm use buffer 0
274 pci use buffer 1,1
275 cpu use buffer 0
276 normal load (see also ifdef HVL)
277 standard SDRAM (see also ifdef REG)
278 non staggered refresh */
279 /* 31:26 25 23 20 19 18 16 */
280 /* 110110 00 111 0 0 00 1 */
281 /* refresh_count=0x200
282 phisical interleaving disable
283 virtual interleaving enable */
284 /* 15 14 13:0 */
285 /* 1 0 0x200 */
286#endif
287
288#if 0
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200289#define CONFIG_SYS_DUART_IO CONFIG_SYS_DEV2_SPACE
290#define CONFIG_SYS_DUART_CHAN 1 /* channel to use for console */
wdenk12f34242003-09-02 22:48:03 +0000291#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#undef CONFIG_SYS_INIT_CHAN1
293#undef CONFIG_SYS_INIT_CHAN2
wdenk12f34242003-09-02 22:48:03 +0000294#if 0
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200295#define SRAM_BASE CONFIG_SYS_DEV0_SPACE
wdenk12f34242003-09-02 22:48:03 +0000296#define SRAM_SIZE 0x00100000 /* 1 MB of sram */
297#endif
298
299
300/*-----------------------------------------------------------------------
301 * PCI stuff
302 *-----------------------------------------------------------------------
303 */
304
305#define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
306#define PCI_HOST_FORCE 1 /* configure as pci host */
307#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
308
309#define CONFIG_PCI /* include pci support */
310#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
311#define CONFIG_PCI_PNP /* do pci plug-and-play */
312
313/* PCI MEMORY MAP section */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200314#define CONFIG_SYS_PCI0_MEM_BASE 0x80000000
315#define CONFIG_SYS_PCI0_MEM_SIZE _128M
316#define CONFIG_SYS_PCI0_0_MEM_SPACE (CONFIG_SYS_PCI0_MEM_BASE)
stroesedcb2f952005-05-03 06:06:41 +0000317
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200318#define CONFIG_SYS_PCI1_MEM_BASE 0x88000000
319#define CONFIG_SYS_PCI1_MEM_SIZE _128M
320#define CONFIG_SYS_PCI1_0_MEM_SPACE (CONFIG_SYS_PCI1_MEM_BASE)
wdenk12f34242003-09-02 22:48:03 +0000321
wdenk12f34242003-09-02 22:48:03 +0000322/* PCI I/O MAP section */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200323#define CONFIG_SYS_PCI0_IO_BASE 0xfa000000
324#define CONFIG_SYS_PCI0_IO_SIZE _16M
325#define CONFIG_SYS_PCI0_IO_SPACE (CONFIG_SYS_PCI0_IO_BASE)
326#define CONFIG_SYS_PCI0_IO_SPACE_PCI 0x00000000
stroesedcb2f952005-05-03 06:06:41 +0000327
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200328#define CONFIG_SYS_PCI1_IO_BASE 0xfb000000
329#define CONFIG_SYS_PCI1_IO_SIZE _16M
330#define CONFIG_SYS_PCI1_IO_SPACE (CONFIG_SYS_PCI1_IO_BASE)
331#define CONFIG_SYS_PCI1_IO_SPACE_PCI 0x00000000
wdenk12f34242003-09-02 22:48:03 +0000332
333/*----------------------------------------------------------------------
334 * Initial BAT mappings
335 */
336
337/* NOTES:
338 * 1) GUARDED and WRITE_THRU not allowed in IBATS
339 * 2) CACHEINHIBIT and WRITETHROUGH not allowed together in same BAT
340 */
341
342/* SDRAM */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200343#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
344#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
345#define CONFIG_SYS_DBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
346#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
wdenk12f34242003-09-02 22:48:03 +0000347
348/* init ram */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200349#define CONFIG_SYS_IBAT1L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW | BATL_MEMCOHERENCE)
350#define CONFIG_SYS_IBAT1U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
351#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
352#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
wdenk12f34242003-09-02 22:48:03 +0000353
354/* PCI0, PCI1 in one BAT */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200355#define CONFIG_SYS_IBAT2L BATL_NO_ACCESS
356#define CONFIG_SYS_IBAT2U CONFIG_SYS_DBAT2U
357#define CONFIG_SYS_DBAT2L (CONFIG_SYS_PCI0_MEM_BASE | BATL_CACHEINHIBIT | BATL_PP_RW | BATL_GUARDEDSTORAGE)
358#define CONFIG_SYS_DBAT2U (CONFIG_SYS_PCI0_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
wdenk12f34242003-09-02 22:48:03 +0000359
360/* GT regs, bootrom, all the devices, PCI I/O */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200361#define CONFIG_SYS_IBAT3L (CONFIG_SYS_MISC_REGION_BASE | BATL_CACHEINHIBIT | BATL_PP_RW)
362#define CONFIG_SYS_IBAT3U (CONFIG_SYS_MISC_REGION_BASE | BATU_VS | BATU_VP | BATU_BL_256M)
363#define CONFIG_SYS_DBAT3L (CONFIG_SYS_MISC_REGION_BASE | BATL_CACHEINHIBIT | BATL_PP_RW | BATL_GUARDEDSTORAGE)
364#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
wdenk12f34242003-09-02 22:48:03 +0000365
366/* I2C speed and slave address (for compatability) defaults */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200367#define CONFIG_SYS_I2C_SPEED 400000
368#define CONFIG_SYS_I2C_SLAVE 0x7F
wdenk12f34242003-09-02 22:48:03 +0000369
370/* I2C addresses for the two DIMM SPD chips */
371#ifndef CONFIG_EVB64260_750CX
372#define DIMM0_I2C_ADDR 0x56
373#define DIMM1_I2C_ADDR 0x54
374#else /* CONFIG_EVB64260_750CX - only has 1 DIMM */
375#define DIMM0_I2C_ADDR 0x54
376#define DIMM1_I2C_ADDR 0x54
377#endif
378
379/*
380 * For booting Linux, the board info and command line data
381 * have to be in the first 8 MB of memory, since this is
382 * the maximum mapped by the Linux kernel during initialization.
383 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200384#define CONFIG_SYS_BOOTMAPSZ (8<<20) /* Initial Memory map for Linux */
wdenk12f34242003-09-02 22:48:03 +0000385
386/*-----------------------------------------------------------------------
387 * FLASH organization
388 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200389#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
390#define CONFIG_SYS_MAX_FLASH_SECT 67 /* max number of sectors on one chip */
wdenk12f34242003-09-02 22:48:03 +0000391
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200392#define CONFIG_SYS_EXTRA_FLASH_DEVICE BOOT_DEVICE
393#define CONFIG_SYS_EXTRA_FLASH_WIDTH 2 /* 16 bit */
394#define CONFIG_SYS_BOOT_FLASH_WIDTH 2 /* 16 bit */
wdenk12f34242003-09-02 22:48:03 +0000395
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200396#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
397#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
398#define CONFIG_SYS_FLASH_CFI 1
wdenk12f34242003-09-02 22:48:03 +0000399
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200400#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200401#define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
402#define CONFIG_ENV_SECT_SIZE 0x20000
403#define CONFIG_ENV_ADDR 0xFFFE0000
wdenk12f34242003-09-02 22:48:03 +0000404
405/*-----------------------------------------------------------------------
406 * Cache Configuration
407 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200408#define CONFIG_SYS_CACHELINE_SIZE 32 /* For all MPC74xx CPUs */
Jon Loeligeracf02692007-07-08 14:49:44 -0500409#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200410#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
wdenk12f34242003-09-02 22:48:03 +0000411#endif
412
413/*-----------------------------------------------------------------------
414 * L2CR setup -- make sure this is right for your board!
415 * look in include/74xx_7xx.h for the defines used here
416 */
417
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200418#define CONFIG_SYS_L2
wdenk12f34242003-09-02 22:48:03 +0000419
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200420#define L2_INIT (L2CR_L2SIZ_2M | L2CR_L2CLK_3 | L2CR_L2RAM_BURST | \
421 L2CR_L2OH_5 | L2CR_L2CTL | L2CR_L2WT)
wdenk12f34242003-09-02 22:48:03 +0000422
423#define L2_ENABLE (L2_INIT | L2CR_L2E)
424
425/*
426 * Internal Definitions
427 *
428 * Boot Flags
429 */
430#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
431#define BOOTFLAG_WARM 0x02 /* Software reboot */
432
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200433#define CONFIG_SYS_BOARD_ASM_INIT 1
wdenk12f34242003-09-02 22:48:03 +0000434
435
436#endif /* __CONFIG_H */