Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / fffe25db04b428f34b72264ff50c40f395fcd936 / . / arch / x86 / dts / chromebook_link.dts
blob: c4469a97683d705fd303893144e4b7fa02ffc3f1 [file] [log] [blame]
Simon Glass2712f082012-12-03 13:56:51 +0000[diff] [blame]1/dts-v1/;
2
Bin Meng120c4162014-12-24 13:06:39 +0800[diff] [blame]3/include/ "skeleton.dtsi"
Simon Glass6b44ae62015-11-11 10:05:43 -0700[diff] [blame]4/include/ "keyboard.dtsi"
Bin Meng9ca5a0c2014-12-24 13:06:38 +0800[diff] [blame]5/include/ "serial.dtsi"
Bin Meng93f8a312015-07-15 16:23:39 +0800[diff] [blame]6/include/ "rtc.dtsi"
Bin Meng80af3982015-11-13 00:11:22 -0800[diff] [blame]7/include/ "tsc_timer.dtsi"
Simon Glass2712f082012-12-03 13:56:51 +0000[diff] [blame]8
9/ {
Simon Glass2712f082012-12-03 13:56:51 +0000[diff] [blame]10 model = "Google Link";
11 compatible = "google,link", "intel,celeron-ivybridge";
12
Simon Glassa9aff2f2015-01-19 22:16:13 -0700[diff] [blame]13 aliases {
Simon Glass90b16d12015-03-26 09:29:29 -0600[diff] [blame]14 spi0 = "/pci/pch/spi";
Simon Glassa9aff2f2015-01-19 22:16:13 -0700[diff] [blame]15 };
16
Simon Glass2712f082012-12-03 13:56:51 +0000[diff] [blame]17 config {
18 silent_console = <0>;
19 };
20
Simon Glassd1259c92014-10-10 07:49:19 -0600[diff] [blame]21 gpioa {
22 compatible = "intel,ich6-gpio";
Simon Glass437c2b72014-11-12 22:42:25 -0700[diff] [blame]23 u-boot,dm-pre-reloc;
Simon Glassd1259c92014-10-10 07:49:19 -0600[diff] [blame]24 reg = <0 0x10>;
25 bank-name = "A";
26 };
27
28 gpiob {
29 compatible = "intel,ich6-gpio";
Simon Glass437c2b72014-11-12 22:42:25 -0700[diff] [blame]30 u-boot,dm-pre-reloc;
Simon Glassd1259c92014-10-10 07:49:19 -0600[diff] [blame]31 reg = <0x30 0x10>;
32 bank-name = "B";
33 };
34
35 gpioc {
36 compatible = "intel,ich6-gpio";
Simon Glass437c2b72014-11-12 22:42:25 -0700[diff] [blame]37 u-boot,dm-pre-reloc;
Simon Glassd1259c92014-10-10 07:49:19 -0600[diff] [blame]38 reg = <0x40 0x10>;
39 bank-name = "C";
40 };
Simon Glass2712f082012-12-03 13:56:51 +0000[diff] [blame]41
Bin Meng120c4162014-12-24 13:06:39 +0800[diff] [blame]42 chosen {
43 stdout-path = "/serial";
Simon Glass2712f082012-12-03 13:56:51 +0000[diff] [blame]44 };
45
Simon Glass6b44ae62015-11-11 10:05:43 -0700[diff] [blame]46 keyboard {
47 intel,duplicate-por;
48 };
49
Simon Glass65dd74a2014-11-12 22:42:28 -0700[diff] [blame]50 spd {
51 compatible = "memory-spd";
52 #address-cells = <1>;
53 #size-cells = <0>;
54 elpida_4Gb_1600_x16 {
55 reg = <0>;
56 data = [92 10 0b 03 04 19 02 02
57 03 52 01 08 0a 00 fe 00
58 69 78 69 3c 69 11 18 81
59 20 08 3c 3c 01 40 83 81
60 00 00 00 00 00 00 00 00
61 00 00 00 00 00 00 00 00
62 00 00 00 00 00 00 00 00
63 00 00 00 00 0f 11 42 00
64 00 00 00 00 00 00 00 00
65 00 00 00 00 00 00 00 00
66 00 00 00 00 00 00 00 00
67 00 00 00 00 00 00 00 00
68 00 00 00 00 00 00 00 00
69 00 00 00 00 00 00 00 00
70 00 00 00 00 00 02 fe 00
71 11 52 00 00 00 07 7f 37
72 45 42 4a 32 30 55 47 36
73 45 42 55 30 2d 47 4e 2d
74 46 20 30 20 02 fe 00 00
75 00 00 00 00 00 00 00 00
76 00 00 00 00 00 00 00 00
77 00 00 00 00 00 00 00 00
78 00 00 00 00 00 00 00 00
79 00 00 00 00 00 00 00 00
80 00 00 00 00 00 00 00 00
81 00 00 00 00 00 00 00 00
82 00 00 00 00 00 00 00 00
83 00 00 00 00 00 00 00 00
84 00 00 00 00 00 00 00 00
85 00 00 00 00 00 00 00 00
86 00 00 00 00 00 00 00 00
87 00 00 00 00 00 00 00 00];
88 };
89 samsung_4Gb_1600_1.35v_x16 {
90 reg = <1>;
91 data = [92 11 0b 03 04 19 02 02
92 03 11 01 08 0a 00 fe 00
93 69 78 69 3c 69 11 18 81
94 f0 0a 3c 3c 01 40 83 01
95 00 80 00 00 00 00 00 00
96 00 00 00 00 00 00 00 00
97 00 00 00 00 00 00 00 00
98 00 00 00 00 0f 11 02 00
99 00 00 00 00 00 00 00 00
100 00 00 00 00 00 00 00 00
101 00 00 00 00 00 00 00 00
102 00 00 00 00 00 00 00 00
103 00 00 00 00 00 00 00 00
104 00 00 00 00 00 00 00 00
105 00 00 00 00 00 80 ce 01
106 00 00 00 00 00 00 6a 04
107 4d 34 37 31 42 35 36 37
108 34 42 48 30 2d 59 4b 30
109 20 20 00 00 80 ce 00 00
110 00 00 00 00 00 00 00 00
111 00 00 00 00 00 00 00 00
112 00 00 00 00 00 00 00 00
113 00 00 00 00 00 00 00 00
114 00 00 00 00 00 00 00 00
115 00 00 00 00 00 00 00 00
116 00 00 00 00 00 00 00 00
117 00 00 00 00 00 00 00 00
118 00 00 00 00 00 00 00 00
119 00 00 00 00 00 00 00 00
120 00 00 00 00 00 00 00 00
121 00 00 00 00 00 00 00 00
122 00 00 00 00 00 00 00 00];
123 };
124 micron_4Gb_1600_1.35v_x16 {
125 reg = <2>;
126 data = [92 11 0b 03 04 19 02 02
127 03 11 01 08 0a 00 fe 00
128 69 78 69 3c 69 11 18 81
129 20 08 3c 3c 01 40 83 05
130 00 00 00 00 00 00 00 00
131 00 00 00 00 00 00 00 00
132 00 00 00 00 00 00 00 00
133 00 00 00 00 0f 01 02 00
134 00 00 00 00 00 00 00 00
135 00 00 00 00 00 00 00 00
136 00 00 00 00 00 00 00 00
137 00 00 00 00 00 00 00 00
138 00 00 00 00 00 00 00 00
139 00 00 00 00 00 00 00 00
140 00 00 00 00 00 80 2c 00
141 00 00 00 00 00 00 ad 75
142 34 4b 54 46 32 35 36 36
143 34 48 5a 2d 31 47 36 45
144 31 20 45 31 80 2c 00 00
145 00 00 00 00 00 00 00 00
146 00 00 00 00 00 00 00 00
147 00 00 00 00 00 00 00 00
148 ff ff ff ff ff ff ff ff
149 ff ff ff ff ff ff ff ff
150 ff ff ff ff ff ff ff ff
151 ff ff ff ff ff ff ff ff
152 ff ff ff ff ff ff ff ff
153 ff ff ff ff ff ff ff ff
154 ff ff ff ff ff ff ff ff
155 ff ff ff ff ff ff ff ff
156 ff ff ff ff ff ff ff ff
157 ff ff ff ff ff ff ff ff];
158 };
159 };
160
Simon Glassb021e052014-11-14 18:18:36 -0700[diff] [blame]161 pci {
Simon Glass801f4f12015-03-05 12:25:32 -0700[diff] [blame]162 compatible = "intel,pci-ivybridge", "pci-x86";
163 #address-cells = <3>;
164 #size-cells = <2>;
165 u-boot,dm-pre-reloc;
166 ranges = <0x02000000 0x0 0xe0000000 0xe0000000 0 0x10000000
167 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
168 0x01000000 0x0 0x1000 0x1000 0 0xefff>;
Simon Glass4896f4a2014-11-14 18:18:39 -0700[diff] [blame]169 sata {
170 compatible = "intel,pantherpoint-ahci";
171 intel,sata-mode = "ahci";
172 intel,sata-port-map = <1>;
173 intel,sata-port0-gen3-tx = <0x00880a7f>;
174 };
175
Simon Glassf3e56fe2014-11-14 20:56:37 -0700[diff] [blame]176 gma {
177 compatible = "intel,gma";
178 intel,dp_hotplug = <0 0 0x06>;
179 intel,panel-port-select = <1>;
180 intel,panel-power-cycle-delay = <6>;
181 intel,panel-power-up-delay = <2000>;
182 intel,panel-power-down-delay = <500>;
183 intel,panel-power-backlight-on-delay = <2000>;
184 intel,panel-power-backlight-off-delay = <2000>;
185 intel,cpu-backlight = <0x00000200>;
186 intel,pch-backlight = <0x04000000>;
187 };
188
Simon Glass90b16d12015-03-26 09:29:29 -0600[diff] [blame]189 pch {
Simon Glassaad78d22015-03-05 12:25:33 -0700[diff] [blame]190 reg = <0x0000f800 0 0 0 0>;
Simon Glass87f4cd32015-04-20 07:07:03 -0600[diff] [blame]191 compatible = "intel,bd82x6x", "intel,pch";
Simon Glass90b16d12015-03-26 09:29:29 -0600[diff] [blame]192 u-boot,dm-pre-reloc;
Simon Glass6ddc4fd2014-10-10 07:30:13 -0600[diff] [blame]193 #address-cells = <1>;
194 #size-cells = <1>;
Simon Glassb021e052014-11-14 18:18:36 -0700[diff] [blame]195 gen-dec = <0x800 0xfc 0x900 0xfc>;
Simon Glass05efc392014-11-14 18:18:37 -0700[diff] [blame]196 intel,gen-dec = <0x800 0xfc 0x900 0xfc>;
197 intel,pirq-routing = <0x8b 0x8a 0x8b 0x8b
198 0x80 0x80 0x80 0x80>;
199 intel,gpi-routing = <0 0 0 0 0 0 0 2
200 1 0 0 0 0 0 0 0>;
201 /* Enable EC SMI source */
202 intel,alt-gp-smi-enable = <0x0100>;
Simon Glass90b16d12015-03-26 09:29:29 -0600[diff] [blame]203 spi {
Simon Glassb021e052014-11-14 18:18:36 -0700[diff] [blame]204 #address-cells = <1>;
Simon Glass90b16d12015-03-26 09:29:29 -0600[diff] [blame]205 #size-cells = <0>;
206 compatible = "intel,ich-spi";
207 spi-flash@0 {
208 #size-cells = <1>;
209 #address-cells = <1>;
210 reg = <0>;
211 compatible = "winbond,w25q64",
212 "spi-flash";
213 memory-map = <0xff800000 0x00800000>;
214 rw-mrc-cache {
215 label = "rw-mrc-cache";
216 reg = <0x003e0000 0x00010000>;
Simon Glass90b16d12015-03-26 09:29:29 -0600[diff] [blame]217 };
218 };
219 };
220
221 lpc {
222 compatible = "intel,bd82x6x-lpc";
223 #address-cells = <1>;
224 #size-cells = <0>;
225 cros-ec@200 {
226 compatible = "google,cros-ec";
227 reg = <0x204 1 0x200 1 0x880 0x80>;
228
229 /*
230 * Describes the flash memory within
231 * the EC
232 */
233 #address-cells = <1>;
234 #size-cells = <1>;
235 flash@8000000 {
236 reg = <0x08000000 0x20000>;
237 erase-value = <0xff>;
238 };
Simon Glassb021e052014-11-14 18:18:36 -0700[diff] [blame]239 };
Simon Glass6ddc4fd2014-10-10 07:30:13 -0600[diff] [blame]240 };
241 };
242 };
Simon Glass9c678e12014-11-12 22:42:22 -0700[diff] [blame]243
Simon Glass6e474ea2015-08-22 18:31:37 -0600[diff] [blame]244 tpm {
245 reg = <0xfed40000 0x5000>;
246 compatible = "infineon,slb9635lpc";
247 };
248
Simon Glass9c678e12014-11-12 22:42:22 -0700[diff] [blame]249 microcode {
250 update@0 {
Simon Glasscf29e3e2014-12-15 22:02:40 -0700[diff] [blame]251#include "microcode/m12306a9_0000001b.dtsi"
Simon Glass9c678e12014-11-12 22:42:22 -0700[diff] [blame]252 };
253 };
254
Simon Glass2712f082012-12-03 13:56:51 +0000[diff] [blame]255};