blob: 5c3ad35c766c8d8a53f941cacbdedc91cc7de45a [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0 */
Stephen Warrenc7ba99c2016-05-12 13:32:55 -06002/*
3 * Copyright 2013-2016, NVIDIA CORPORATION.
Stephen Warrenc7ba99c2016-05-12 13:32:55 -06004 */
5
6#ifndef _TEGRA186_COMMON_H_
7#define _TEGRA186_COMMON_H_
8
9#include "tegra-common.h"
10
Stephen Warrenc7ba99c2016-05-12 13:32:55 -060011/*
12 * NS16550 Configuration
13 */
14#define V_NS16550_CLK 408000000 /* 408MHz (pllp_out0) */
15
Stephen Warrenc7ba99c2016-05-12 13:32:55 -060016/*-----------------------------------------------------------------------
17 * Physical Memory Map
18 */
19
Stephen Warrenc7ba99c2016-05-12 13:32:55 -060020/* Generic Interrupt Controller */
21#define CONFIG_GICV2
22
23/*
24 * Memory layout for where various images get loaded by boot scripts:
25 *
26 * scriptaddr can be pretty much anywhere that doesn't conflict with something
27 * else. Put it above BOOTMAPSZ to eliminate conflicts.
28 *
29 * pxefile_addr_r can be pretty much anywhere that doesn't conflict with
30 * something else. Put it above BOOTMAPSZ to eliminate conflicts.
31 *
32 * kernel_addr_r must be within the first 128M of RAM in order for the
33 * kernel's CONFIG_AUTO_ZRELADDR option to work. Since the kernel will
34 * decompress itself to 0x8000 after the start of RAM, kernel_addr_r
35 * should not overlap that area, or the kernel will have to copy itself
36 * somewhere else before decompression. Similarly, the address of any other
37 * data passed to the kernel shouldn't overlap the start of RAM. Pushing
38 * this up to 16M allows for a sizable kernel to be decompressed below the
39 * compressed load address.
40 *
41 * fdt_addr_r simply shouldn't overlap anything else. Choosing 32M allows for
42 * the compressed kernel to be up to 16M too.
43 *
44 * ramdisk_addr_r simply shouldn't overlap anything else. Choosing 33M allows
45 * for the FDT/DTB to be up to 1M, which is hopefully plenty.
46 */
47#define CONFIG_LOADADDR 0x80080000
48#define MEM_LAYOUT_ENV_SETTINGS \
49 "scriptaddr=0x90000000\0" \
50 "pxefile_addr_r=0x90100000\0" \
51 "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
Peter Robinson632fb972020-04-02 00:28:54 +010052 "fdtfile=" FDTFILE "\0" \
Stephen Warrenc7ba99c2016-05-12 13:32:55 -060053 "fdt_addr_r=0x82000000\0" \
54 "ramdisk_addr_r=0x82100000\0"
55
Stephen Warrenc7ba99c2016-05-12 13:32:55 -060056#endif