Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 513bbe1b1720682e6de0aba2d9db5e60f3a428bb / cpu / mpc85xx
  1. afc3ba0 relocation: Do not relocate NULL pointers. by Joakim Tjernlund · 15 years ago
  2. 3beb40c 85xx: Ensure BSS segment isn't linked at address 0 by Peter Tyser · 15 years ago
  3. 8582901 ppc: Enable full relocation to RAM by Peter Tyser · 15 years ago
  4. 39aaca1 ppc/p4080: Determine various chip frequencies on CoreNet platforms by Kumar Gala · 16 years ago
  5. 3c2a67e ppc/p4080: Handle timebase enabling and frequency reporting by Kumar Gala · 15 years ago
  6. 7e4259b ppc/p4080: Add various p4080 related defines (and p4040) by Kumar Gala · 16 years ago
  7. 39a7e7f ppc/p4080: CoreNet platfrom style secondary core release by Kumar Gala · 15 years ago
  8. a880cf3 ppc/p4080: CoreNet platfrom style CCSRBAR setting by Kumar Gala · 15 years ago
  9. 25bacf7 ppc/85xx: Fix enabling of L2 cache by Kumar Gala · 15 years ago
  10. cb0ff65 85xx-fdt: Fixed l2-ctlr's compatible prop for QorIQ by Vivek Mahajan · 15 years ago
  11. 234a89d ppc/85xx: add cpu init config file for boot from NAND by Mingkai Hu · 15 years ago
  12. 098bcba ppc/85xx: add ld script file for boot from NAND by Mingkai Hu · 15 years ago
  13. 15fba32 ppc/85xx: Disable all async interrupt sources when we boot by Kumar Gala · 15 years ago
  14. 9f00409 ppc/85xx: Split out cpu_init_early into its own file for NAND_SPL by Kumar Gala · 15 years ago
  15. 0456dbf ppc/85xx: Change cpu_init_early_f so we can use with NAND SPL by Kumar Gala · 15 years ago
  16. 7da5335 ppc/85xx: add boot from NAND/eSDHC/eSPI support by Mingkai Hu · 15 years ago
  17. b2eec28 ppc/85xx: Move code around to prep for NAND_SPL by Kumar Gala · 15 years ago
  18. 206af35 ppc/85xx: Repack tlb_table to save space by Kumar Gala · 15 years ago
  19. d30f904 ppc/85xx: Introduce low level write_tlb function by Kumar Gala · 15 years ago
  20. 3e3c9c1 ppc/85xx: Remove some bogus code from external interrupt handler. by Scott Wood · 15 years ago
  21. dcc87dd ppc/85xx: Ensure that MAS8 is zero when writing TLB entries. by Scott Wood · 15 years ago
  22. 1b72dbe ppc/85xx: Don't enable interrupts before we're ready by Scott Wood · 15 years ago
  23. 6c97a20 ppc/85xx: Introduce RESET_VECTOR_ADDRESS to handle non-standard link address by Kumar Gala · 15 years ago
  24. c348322 ppc/85xx: Clean up do_reset by Kumar Gala · 15 years ago
  25. 21170c8 ppc/85xx/86xx: Bug fix: call to puts in probecpu() moved to checkcpu(). by Poonam Aggrwal · 15 years ago
  26. f8027f6 ppc/85xx/86xx: Device tree fixup for number of cores by Poonam Aggrwal · 15 years ago
  27. 58442dc ppc/85xx,86xx: Handling Unknown SOC version by Poonam Aggrwal · 15 years ago
  28. 5052a77 ppc/85xx: Cleanup makefile and related optional files by Kumar Gala · 15 years ago
  29. c725908 ppc/85xx: Fix bug in setup_mp code by Kumar Gala · 15 years ago
  30. c2287af ppc/85xx: Add a simple function to search the TLB by Kumar Gala · 15 years ago
  31. 26f4cdba 85xx: Add support for setting IVORs to fixed offset defaults by Kumar Gala · 15 years ago
  32. da1cd95 ppc/85xx: Fix up eSDHC controller clock frequency in the device tree by Dipen Dudhat · 15 years ago
  33. 2abbd31 ppc/8xxx: Remove ddr_pd_cntl register since it doesn't exist by Kumar Gala · 15 years ago
  34. 6b9ea08 ppc/85xx: Use CONFIG_FSL_ESDHC to enable sdhc clk by Dipen Dudhat · 15 years ago
  35. 05f6f66 85xx: Improve MPIC initialization by Timur Tabi · 15 years ago
  36. a713ba9 85xx: Added single core members of FSL P1xx/P2xx processors series by Poonam Aggrwal · 15 years ago
  37. 76b474e 85xx: Add L2SRAM Register's macro definition by Mingkai Hu · 15 years ago
  38. ec79d33 85xx: Move to a common linker script by Kumar Gala · 15 years ago
  39. 87c7661 85xx: Added P1020 Processor Support. by Poonam Aggrwal · 15 years ago
  40. 0e87098 8xxx: Removed CONFIG_NUM_CPUS from 85xx/86xx by Poonam Aggrwal · 15 years ago
  41. 18bacc2 8xxx: Refactored common cpu specific code for 85xx/86xx into one file. by Poonam Aggrwal · 15 years ago
  42. 53efa1f 85xx: Remove redudant PLATFORM_CPPFLAGS by Kumar Gala · 15 years ago
  43. 963f2f6 Prepare 2009.08-rc3 by Wolfgang Denk · 15 years ago
  44. e393e2e 85xx: Fix addrmap to include memory by Kumar Gala · 15 years ago
  45. 4c2e3da Update Freescale copyrights to remove "All Rights Reserved" by Kumar Gala · 15 years ago
  46. 0d595f7 fsl_dma: Break out common memory initialization function by Peter Tyser · 15 years ago
  47. 79f4333 8xxx: Move dma_init() call to common code by Peter Tyser · 15 years ago
  48. 191c711 fsl_dma: Move dma function prototypes to common header file by Peter Tyser · 15 years ago
  49. 7892f61 8xxx: Rename dma_xfer() to dmacpy() by Peter Tyser · 15 years ago
  50. 017f11f 8xxx: Break out DMA code to a common file by Peter Tyser · 15 years ago
  51. 2f21ce4 fsl/85xx, 86xx: Sync up DMA code by Peter Tyser · 15 years ago
  52. b1f1265 fsl: Create common fsl_dma.h for 85xx and 86xx cpus by Peter Tyser · 15 years ago
  53. 8e55258 qe: Pass in uec_info struct through uec_initialize by Haiying Wang · 15 years ago
  54. b3d7f20 85xx: Add QE clk support by Haiying Wang · 15 years ago
  55. 71b358c 85xx: Added MPC8535/E identifiers by Kumar Gala · 15 years ago
  56. 22419d7 85xx: Always attempt ethernet device tree fixup by Kumar Gala · 15 years ago
  57. d4b130d 85xx: Use print_size to report amount of memory not mapped by TLBs by Kumar Gala · 15 years ago
  58. 90d13b8 85xx: bugfix for reading maximum TLB size on mpc85xx by Fredrik Arnerup · 15 years ago
  59. c840d26 85xx: Introduce determine_mp_bootpg() helper. by Kumar Gala · 16 years ago
  60. 22b6dbc MPC85xx: Add MPC8569 CPU support by Haiying Wang · 16 years ago
  61. 1b3e404 85xx: Add support for additional e500mc features by Kumar Gala · 16 years ago
  62. c360cea fsl-ddr: add the DDR3 SPD infrastructure by Dave Liu · 16 years ago
  63. 0ee84b8 Fix mpc85xx ddr-gen3 ddr_sdram_cfg. by Ed Swarthout · 16 years ago
  64. 1bba30e Coding style cleanup, update CHANGELOG by Wolfgang Denk · 16 years ago
  65. 80522dc 85xx: Add eSDHC support for 8536 DS by Andy Fleming · 16 years ago
  66. e1be0d2 32bit BUg fix for DDR2 on 8572 by Poonam_Aggrwal-b10812 · 16 years ago
  67. 8d949af mpc85xx: Add support for the P2020 by Srikanth Srinivasan · 16 years ago
  68. f8523cb 85xx: Fix how we map DDR memory by Kumar Gala · 16 years ago
  69. b29dee3 85xx: Format cpu freq printing to handle 8 cores by Kumar Gala · 16 years ago
  70. 2fc7eb0 Add secondary CPUs processor frequency for e500 core by Haiying Wang · 16 years ago
  71. 5f91ef6 85xx: Convert CONFIG_SYS_PCI*_IO_BASE to _IO_BUS for FSL boards by Kumar Gala · 16 years ago
  72. 10795f4 85xx: Convert CONFIG_SYS_{PCI*,RIO*}_MEM_BASE to _MEM_BUS for FSL boards by Kumar Gala · 16 years ago
  73. 9502643 Change DDR tlb start entry to CONFIG param for 85xx by Haiying Wang · 16 years ago
  74. ada591d mpc8[56]xx: Put localbus clock in sysinfo and gd by Trent Piepho · 16 years ago
  75. 446c381 mpc8568: Double local bus clock divider by Trent Piepho · 16 years ago
  76. f51f07e 85xx: Fix the boot window issue by Dave Liu · 16 years ago
  77. 181a365 Set IVPR to kenrel entry point in second core boot page by Haiying Wang · 16 years ago
  78. a5d212a mpc8xxx: LCRR[CLKDIV] is sometimes five bits by Trent Piepho · 16 years ago
  79. 58ec486 mpc8[56]xx: Put localbus clock in device tree by Trent Piepho · 16 years ago
  80. ecf5b98 85xx: Add support to populate addr map based on TLB settings by Kumar Gala · 16 years ago
  81. 561858e Update U-Boot's build timestamp on every compile by Peter Tyser · 16 years ago
  82. 9df5953 85xx: init gd as early as possible by Kumar Gala · 16 years ago
  83. aed461a 85xx: Fix relocation of CCSRBAR by Kumar Gala · 16 years ago
  84. 9427ccd 85xx: Add PORDEVSR_PCI1 define by Peter Tyser · 16 years ago
  85. a2cd50e 85xx: Add CPU 2 errata workaround to all 8548 boards by Peter Tyser · 16 years ago
  86. 0e8454e Moved initialization of QE Ethernet controller to cpu_eth_init() by Ben Warren · 16 years ago
  87. 3456a14 Moved initialization of FCC Ethernet controller to cpu_eth_init by Ben Warren · 16 years ago
  88. 62e15b4 Fix typo in cpu/mpc85xx/cpu.c by Ben Warren · 16 years ago
  89. ae5f943 85xx: Fix the incorrect register used for DDR erratum1 by Dave Liu · 16 years ago
  90. 0f060c3 85xx: Add basic e500mc core support by Kumar Gala · 16 years ago
  91. a38a5b6 85xx: Use CONFIG_SYS_CACHELINE_SIZE instead of magic number by Kumar Gala · 16 years ago
  92. 08ef89e Use strmhz() to format clock frequencies by Wolfgang Denk · 16 years ago
  93. f82642e Merge 'next' branch by Wolfgang Denk · 16 years ago
  94. 6856b3d 85xx if NUM_CPUS>1, print cpu number by Ed Swarthout · 16 years ago
  95. 0e17f02 Have u-boot pass stashing parameters into device tree by Andy Fleming · 16 years ago
  96. 54e091d 85xx: Export invalidate_{i,d}cache and add flush_dcache by Kumar Gala · 16 years ago
  97. 6d0f6bc rename CFG_ macros to CONFIG_SYS by Jean-Christophe PLAGNIOL-VILLARD · 16 years ago
  98. 42653b8 Revert "85xx: Using proper I2C source clock divider for MPC8544" by Kumar Gala · 16 years ago
  99. dffd244 85xx: Using proper I2C source clock divider for MPC8544 by Wolfgang Grandegger · 16 years ago
  100. c039111 Fix the incorrect DDR clk freq reporting on 8536DS by Jason Jin · 16 years ago