Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 5213f280fce3ac1d06dfcc4b16969dd9d2478607 / arch / x86 / cpu / ivybridge / cpu.c
  1. 5213f28 x86: ivybridge: Convert enable_usb_bar() to use DM PCI API by Simon Glass · 9 years ago
  2. 0c7645b x86: ivybridge: Use the I2C driver to perform SMbus init by Simon Glass · 9 years ago
  3. d46f2a6 x86: ivybridge: Do the SATA init before relocation by Simon Glass · 9 years ago
  4. 9fd11c7 x86: ivybridge: Move GPIO init to the LPC init() method by Simon Glass · 9 years ago
  5. 17e0a9a x86: ivybridge: Move graphics init much later by Simon Glass · 9 years ago
  6. f633efa x86: ivybridge: Probe the LPC in CPU init by Simon Glass · 9 years ago
  7. 655925a x86: ivybridge: Move northbridge init into the probe() method by Simon Glass · 9 years ago
  8. 858361b x86: ivybridge: Rename bd82x6x_init() by Simon Glass · 9 years ago
  9. fe40bd4 x86: ivybridge: Move more init to the probe() function by Simon Glass · 9 years ago
  10. 788cd90 x86: ivybridge: Move lpc_early_init() to probe() by Simon Glass · 9 years ago
  11. 4acc83d x86: ivybridge: Set up the LPC device using driver model by Simon Glass · 9 years ago
  12. 789fa27 x86: Remove HAVE_ACPI_RESUME by Bin Meng · 9 years ago
  13. 80af398 x86: Convert to use driver model timer by Bin Meng · 9 years ago
  14. 7b95252 x86: chromebook_link: Enable the debug UART by Simon Glass · 9 years ago
  15. 5021c81 x86: ivybridge: Use reset_cpu() by Simon Glass · 10 years ago
  16. 90b16d1 x86: chromebook_link: dts: Add PCH and LPC devices by Simon Glass · 10 years ago
  17. aad78d2 dm: x86: pci: Convert chromebook_link to use driver model for pci by Simon Glass · 10 years ago
  18. 161d2e4 x86: Split up arch_cpu_init() by Simon Glass · 10 years ago
  19. 31f57c2 x86: Add a x86_ prefix to the x86-specific PCI functions by Simon Glass · 10 years ago
  20. c72f74e x86: ivybridge: Update microcode early in boot by Simon Glass · 10 years ago
  21. 3a5659f x86: ivybridge: Drop support for ROM caching by Simon Glass · 10 years ago
  22. 95a5a47 x86: Add post failure codes for bist and car by Bin Meng · 10 years ago
  23. 3eafce0 x86: ivybridge: Add LAPIC support by Simon Glass · 10 years ago
  24. 8e0df06 x86: ivybridge: Add early init for PCH devices by Simon Glass · 10 years ago
  25. 77f9b1f x86: ivybridge: Perform Intel microcode update on boot by Simon Glass · 10 years ago
  26. 94060ff x86: ivybridge: Check BIST value on boot by Simon Glass · 10 years ago
  27. f5fbbe9 x86: ivybridge: Perform initial CPU setup by Simon Glass · 10 years ago
  28. 2b60515 x86: ivybridge: Add early LPC init so that serial works by Simon Glass · 10 years ago
  29. 6e5b12b x86: ivybridge: Enable PCI in early init by Simon Glass · 10 years ago
  30. 70a09c6 x86: chromebook_link: Implement CAR support (cache as RAM) by Simon Glass · 10 years ago
  31. 8ef0757 x86: Add chromebook_link board by Simon Glass · 10 years ago