Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / 5331845db4353bcdf12be50abd4a9cc72261180e / drivers / clk / renesas / r8a77970-cpg-mssr.c
  1. d8132ae clk: renesas: Add R8A77970 SD0H/SD0 clocks for SDHI by Hai Pham · 1 year, 8 months ago
  2. 326e05c clk: renesas: Add and enable CPG reset driver by Marek Vasut · 1 year, 8 months ago
  3. e935409 clk: renesas: Make reset controller modemr register offset configurable by Marek Vasut · 3 years, 5 months ago
  4. f7b4e4c clk: renesas: Synchronize R-Car Gen3 tables with Linux 5.12 by Marek Vasut · 3 years, 5 months ago
  5. 3934b41 clk: renesas: Only ever access documented bits in clock driver teardown by Marek Vasut · 4 years, 5 months ago
  6. 41575d8 dm: treewide: Rename auto_alloc_size members to be shorter by Simon Glass · 3 years, 10 months ago
  7. cd93d62 common: Drop linux/bitops.h from common header by Simon Glass · 4 years, 5 months ago
  8. 83d290c SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · 6 years ago
  9. ff50b32 clk: renesas: Split SMSTPCR and RMSTPCR tables by Marek Vasut · 7 years ago
  10. 58f1788 clk: renesas: Pull Gen3 specific bits into separate header by Marek Vasut · 7 years ago
  11. 7c88556 clk: renesas: Make PLL configurations per-SoC by Marek Vasut · 7 years ago
  12. f11c967 clk: renesas: Make clk_ids per-driver by Marek Vasut · 7 years ago
  13. f77b5a4 clk: renesas: Split RCar Gen3 driver by Marek Vasut · 7 years ago