Gitiles
Code Review
Sign In
gerrit.devboardsforandroid.linaro.org
/
platform
/
external
/
u-boot
/
7f50af6090507e79505846d80f76c8636903367c
/
arch
/
riscv
/
Kconfig
a1f2487
riscv: Add a SYSCON driver for Andestech's PLMT
by Rick Chen
· 6 years ago
0d38946
riscv: Add a SYSCON driver for Andestech's PLIC
by Rick Chen
· 6 years ago
3dea63c
riscv: add support for multi-hart systems
by Lukas Auer
· 6 years ago
f152feb
riscv: implement IPI platform functions using SBI
by Lukas Auer
· 6 years ago
fa33f08
riscv: add infrastructure for calling functions on other harts
by Lukas Auer
· 6 years ago
3fda026
riscv: Add SiFive FU540 board support
by Anup Patel
· 6 years ago
fdff1f9
riscv: Rename cpu/qemu to cpu/generic
by Anup Patel
· 6 years ago
92b64fe
riscv: Enlarge the default SYS_MALLOC_F_LEN
by Bin Meng
· 6 years ago
84304d4
riscv: qemu: Add platform-specific Kconfig options
by Bin Meng
· 6 years ago
511107d
riscv: Implement riscv_get_time() API using rdtime instruction
by Anup Patel
· 6 years ago
644a3cd
riscv: Add a SYSCON driver for SiFive's Core Local Interruptor
by Bin Meng
· 6 years ago
3cfc825
riscv: Introduce a Kconfig option for machine mode
by Anup Patel
· 6 years ago
8176ea4
riscv: add Kconfig entries for the code model
by Lukas Auer
· 6 years ago
d2db2a8
riscv: Add kconfig option to run U-Boot in S-mode
by Anup Patel
· 6 years ago
52923c6
riscv: cache: Implement i/dcache [status, enable, disable]
by Rick Chen
· 6 years ago
d57ffa6
riscv: add Kconfig entries for the C and A ISA extensions
by Lukas Auer
· 6 years ago
7115856
riscv: select CONFIG_PHYS_64BIT on RV64I systems
by Lukas Auer
· 6 years ago
862e2e7
riscv: rename CPU_RISCV_32/64 to match architecture names ARCH_RV32I/64I
by Lukas Auer
· 6 years ago
510e379
riscv: Add QEMU virt board support
by Bin Meng
· 6 years ago
117a433
riscv: kconfig: Normalize architecture name spelling
by Bin Meng
· 6 years ago
6f4dd62
riscv: cpu: nx25: Rename as ax25
by Rick Chen
· 6 years ago
f94c44e
riscv: Add Kconfig to support RISC-V
by Rick Chen
· 7 years ago