Gitiles
Code Review Sign In
gerrit.devboardsforandroid.linaro.org / platform / external / u-boot / f05b6569a936af61a4d448ddc899e7b8c0e5b3c8 / arch / riscv
  1. f05b656 riscv: dts: Support four cores SMP by Rick Chen · 5 years ago
  2. 444c464 riscv: Fix clear bss loop in the start-up code by Rick Chen · 5 years ago
  3. 8ba595b riscv: ax25: cache: Add SPL_RISCV_MMODE for SPL by Rick Chen · 5 years ago
  4. 43a0832 riscv: andes_plic: Fix some wrong configurations by Rick Chen · 5 years ago
  5. ca06444 riscv: ax25: add SPL support by Rick Chen · 5 years ago
  6. b82a185 riscv: dts: Add hifive-unleashed-a00 dts from Linux by Jagan Teki · 5 years ago
  7. 6b20dc1 riscv: increase stack size to avoid a stack overflow during distro boot by Lukas Auer · 5 years ago
  8. 67c4e9f common: Move board_get_usable_ram_top() out of common.h by Simon Glass · 5 years ago
  9. 36bf446 common: Move enable/disable_interrupts out of common.h by Simon Glass · 5 years ago
  10. c30b7ad common: Move interrupt functions into a new header by Simon Glass · 5 years ago
  11. 1eb69ae common: Move ARM cache operations out of common.h by Simon Glass · 5 years ago
  12. 9edefc2 common: Move some cache and MMU functions out of common.h by Simon Glass · 5 years ago
  13. 70d64a4 RISC-V: Align boot image header with Linux by Atish Patra · 5 years ago
  14. d26b404 gpio: sifive: add support for DM based gpio driver for FU540-SoC by Sagar Shrikant Kadam · 5 years ago
  15. 61ce84b riscv: cache: use CCTL to flush d-cache by Rick Chen · 5 years ago
  16. cf6ee11 riscv: dts: move out AE350 L2 node from cpus node by Rick Chen · 5 years ago
  17. 7045ed9 riscv: cache: Flush L2 cache before jump to linux by Rick Chen · 5 years ago
  18. a8323d1 riscv: ax25: add imply v5l2 cache controller by Rick Chen · 5 years ago
  19. d58b0a6 riscv: andes_plic: init plic by scanning each cpu node by Rick Chen · 5 years ago
  20. f6cb427 riscv: update fix_rela_dyn by Marcus Comstedt · 5 years ago
  21. 89fe196 riscv: add a generic FIT generator script by Lukas Auer · 5 years ago
  22. c7e1eff riscv: support SPL stack and global data relocation by Lukas Auer · 5 years ago
  23. 8c59f20 riscv: add SPL support by Lukas Auer · 5 years ago
  24. fbfd92b riscv: add run mode configuration for SPL by Lukas Auer · 5 years ago
  25. 4d2583d riscv: Access CSRs using CSR numbers by Bin Meng · 5 years ago
  26. 268753f riscv: Sync csr.h with Linux kernel v5.2 by Bin Meng · 5 years ago
  27. e7dcf56 env: Drop environment.h header file where not needed by Simon Glass · 5 years ago
  28. a35c33c efi_loader: use predefined constants in crt0_*_efi.S by Heinrich Schuchardt · 5 years ago
  29. 3949482 riscv: Add Microchip MPFS Icicle board support by Padmarao Begari · 5 years ago
  30. 1001502 CONFIG_SPL_SYS_[DI]CACHE_OFF: add by Trevor Woerner · 6 years ago
  31. a0aba8a CONFIG_SYS_[DI]CACHE_OFF: convert to Kconfig by Trevor Woerner · 6 years ago
  32. 3cedc97 RISCV: image: Add booti support by Atish Patra · 6 years ago
  33. f9281b8 riscv: prior_stage_fdt_address should only be used when OF_PRIOR_STAGE is enabled by Rick Chen · 6 years ago
  34. bdce389 riscv: Introduce CONFIG_XIP to support booting from flash by Rick Chen · 6 years ago
  35. ffd4c7c dts: switch spi-flash to jedec, spi-nor compatible by Neil Armstrong · 6 years ago
  36. 48b90d9 riscv: dts: fix CONFIG_DEFAULT_DEVICE_TREE failure by Rick Chen · 6 years ago
  37. a1ce531 riscv: dts: ae350 support SMP by Rick Chen · 6 years ago
  38. dda00ae riscv: ax25: Andes specific cache shall only support in M-mode by Rick Chen · 6 years ago
  39. 8848474 riscv: ax25: Add platform-specific Kconfig options by Rick Chen · 6 years ago
  40. a1f2487 riscv: Add a SYSCON driver for Andestech's PLMT by Rick Chen · 6 years ago
  41. 0d38946 riscv: Add a SYSCON driver for Andestech's PLIC by Rick Chen · 6 years ago
  42. 8ac39e2 riscv: hang if relocation of secondary harts fails by Lukas Auer · 6 years ago
  43. e043240 riscv: do not rely on hart ID passed by previous boot stage by Lukas Auer · 6 years ago
  44. f28ad25 riscv: boot images passed to bootm on all harts by Lukas Auer · 6 years ago
  45. 3dea63c riscv: add support for multi-hart systems by Lukas Auer · 6 years ago
  46. 1446b26 riscv: save hart ID in register tp instead of s0 by Lukas Auer · 6 years ago
  47. 2503ccc riscv: delay initialization of caches and debug UART by Lukas Auer · 6 years ago
  48. f152feb riscv: implement IPI platform functions using SBI by Lukas Auer · 6 years ago
  49. 34a0626 riscv: import the supervisor binary interface header file by Lukas Auer · 6 years ago
  50. fa33f08 riscv: add infrastructure for calling functions on other harts by Lukas Auer · 6 years ago
  51. 98a66ff riscv: Enable CONFIG_SYS_BOOT_RAMDISK_HIGH for using initrd by Anup Patel · 6 years ago
  52. 3fda026 riscv: Add SiFive FU540 board support by Anup Patel · 6 years ago
  53. 26f4fd1 riscv: generic: Ensure that U-Boot runs within 4GB for 64bit systems by Anup Patel · 6 years ago
  54. 1fa625b riscv: Add place-holder asm/arch/clk.h for driver compilation by Anup Patel · 6 years ago
  55. 70b8562 riscv: Add asm/dma-mapping.h for DMA mappings by Anup Patel · 6 years ago
  56. fdff1f9 riscv: Rename cpu/qemu to cpu/generic by Anup Patel · 6 years ago
  57. 91882c4 riscv: qemu: define standalone load address by Lukas Auer · 6 years ago
  58. 3c37278 riscv: remove RISC-V standalone linker script by Lukas Auer · 6 years ago
  59. f74c416 riscv: use invalidate/flush_*cache_range functions in cache.c by Lukas Auer · 6 years ago
  60. c905665 riscv: move the AX25-specific implementation of flush_dcache_all by Lukas Auer · 6 years ago
  61. 0c85c11 riscv: clarify error message on undefined exceptions by Lukas Auer · 6 years ago
  62. 08337cd riscv: bootm: Support booting VxWorks by Bin Meng · 6 years ago
  63. dcad9b8 riscv: Remove ae350.dts by Bin Meng · 6 years ago
  64. 3c85099 riscv: bootm: Change to use boot_hart from global data by Bin Meng · 6 years ago
  65. 51ab457 riscv: Save boot hart id to the global data by Bin Meng · 6 years ago
  66. 7f5d35a riscv: Adjust the _exit_trap() position to come before handle_trap() by Bin Meng · 6 years ago
  67. 10753ef riscv: Return to previous privilege level after trap handling by Bin Meng · 6 years ago
  68. 496262c riscv: Fix context restore before returning from trap handler by Bin Meng · 6 years ago
  69. 4b3f5ed riscv: Move trap handler codes to mtrap.S by Bin Meng · 6 years ago
  70. 485e822 riscv: Do some basic architecture level cpu initialization by Bin Meng · 6 years ago
  71. 57fe5c6 riscv: Add indirect stringification to csr_xxx ops by Bin Meng · 6 years ago
  72. aef59e5 riscv: Update supports_extension() to use desc from cpu driver by Bin Meng · 6 years ago
  73. 3967156 riscv: Add exception codes for xcause register by Bin Meng · 6 years ago
  74. ea53f1c riscv: Add CSR numbers by Bin Meng · 6 years ago
  75. 3c276b2 riscv: Remove non-DM version of print_cpuinfo() by Bin Meng · 6 years ago
  76. 39cad5b riscv: Probe cpus during boot by Bin Meng · 6 years ago
  77. 92b64fe riscv: Enlarge the default SYS_MALLOC_F_LEN by Bin Meng · 6 years ago
  78. 84304d4 riscv: qemu: Add platform-specific Kconfig options by Bin Meng · 6 years ago
  79. 511107d riscv: Implement riscv_get_time() API using rdtime instruction by Anup Patel · 6 years ago
  80. 644a3cd riscv: Add a SYSCON driver for SiFive's Core Local Interruptor by Bin Meng · 6 years ago
  81. 3cfc825 riscv: Introduce a Kconfig option for machine mode by Anup Patel · 6 years ago
  82. 44fe795 riscv: ax25: Hide the ax25-specific Kconfig option by Bin Meng · 6 years ago
  83. 27dc2c1 riscv: qemu: Create a simple-bus driver for the soc node by Bin Meng · 6 years ago
  84. 8176ea4 riscv: add Kconfig entries for the code model by Lukas Auer · 6 years ago
  85. 48cbf62 riscv: ax25-ae350: Pass dtb address to u-boot with a1 register by Rick Chen · 6 years ago
  86. d2db2a8 riscv: Add kconfig option to run U-Boot in S-mode by Anup Patel · 6 years ago
  87. a33a4ef riscv: efi: Generate Microsoft PE format compliant images by Bin Meng · 6 years ago
  88. 52923c6 riscv: cache: Implement i/dcache [status, enable, disable] by Rick Chen · 6 years ago
  89. bae2d72 riscv: dts: Add ae350_32.dts for RV32I by Rick Chen · 6 years ago
  90. 7424e95 riscv: dts: Sync to Linux Kernel ae350 dts. by Rick Chen · 6 years ago
  91. c3b1a99 riscv: align bootm implementation with that of other architectures by Lukas Auer · 6 years ago
  92. 5d8b2e7 riscv: save hart ID and device tree passed by prior boot stage by Lukas Auer · 6 years ago
  93. 31f9058 riscv: do not blindly modify the mstatus CSR by Lukas Auer · 6 years ago
  94. 8bfa231 riscv: remove unused labels in start.S by Lukas Auer · 6 years ago
  95. c95cafd Drop CONFIG_INIT_CRITICAL by Bin Meng · 6 years ago
  96. 2a23ac6 riscv: align mtvec on a 4-byte boundary by Lukas Auer · 6 years ago
  97. c55309c riscv: fix inconsistent use of spaces and tabs in start.S by Lukas Auer · 6 years ago
  98. 62a09ad riscv: implement the invalidate_icache_* functions by Lukas Auer · 6 years ago
  99. c93a1c8 riscv: hang on unhandled exceptions by Lukas Auer · 6 years ago
  100. e8b522b riscv: treat undefined exception codes as reserved by Lukas Auer · 6 years ago