blob: ccbdf44cdeec8837dc272c219d916fbea2290248 [file] [log] [blame]
wdenk3d3befa2004-03-14 15:06:13 +00001/*
2 * (C) Copyright 2003
3 * Texas Instruments.
4 * Kshitij Gupta <kshitij@ti.com>
5 * Configuation settings for the TI OMAP Innovator board.
6 *
7 * (C) Copyright 2004
8 * ARM Ltd.
9 * Philippe Robin, <philippe.robin@arm.com>
10 * Configuration for Compact Integrator board.
11 *
12 * See file CREDITS for list of people who contributed to this
13 * project.
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License as
17 * published by the Free Software Foundation; either version 2 of
18 * the License, or (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, write to the Free Software
27 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28 * MA 02111-1307 USA
29 */
30
31#ifndef __CONFIG_H
32#define __CONFIG_H
33
Linus Walleij23b3ae02011-08-12 00:28:57 +000034#define CONFIG_INTEGRATOR
35#define CONFIG_ARCH_INTEGRATOR
wdenk3d3befa2004-03-14 15:06:13 +000036/*
37 * High Level Configuration Options
38 * (easy to change)
39 */
Linus Walleija4c15c02011-11-09 06:14:20 +000040#define CONFIG_SYS_TEXT_BASE 0x01000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020041#define CONFIG_SYS_MEMTEST_START 0x100000
42#define CONFIG_SYS_MEMTEST_END 0x10000000
43#define CONFIG_SYS_HZ 1000
44#define CONFIG_SYS_HZ_CLOCK 1000000 /* Timer 1 is clocked at 1Mhz */
45#define CONFIG_SYS_TIMERBASE 0x13000100
wdenk3d3befa2004-03-14 15:06:13 +000046
Wolfgang Denk74f43042005-09-25 01:48:28 +020047#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
wdenk3d3befa2004-03-14 15:06:13 +000048#define CONFIG_SETUP_MEMORY_TAGS 1
Wolfgang Denk74f43042005-09-25 01:48:28 +020049#define CONFIG_MISC_INIT_R 1 /* call misc_init_r during start up */
wdenk3d3befa2004-03-14 15:06:13 +000050/*
51 * Size of malloc() pool
52 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020053#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
wdenk3d3befa2004-03-14 15:06:13 +000054
55/*
56 * Hardware drivers
57 */
Ben Warren7194ab82009-10-04 22:37:03 -070058#define CONFIG_SMC91111
wdenk3d3befa2004-03-14 15:06:13 +000059#define CONFIG_SMC_USE_32_BIT
60#define CONFIG_SMC91111_BASE 0xC8000000
61#undef CONFIG_SMC91111_EXT_PHY
62
63/*
64 * NS16550 Configuration
65 */
Andreas Engel48d01922008-09-08 14:30:53 +020066#define CONFIG_PL011_SERIAL
wdenk6705d812004-08-02 23:22:59 +000067#define CONFIG_PL011_CLOCK 14745600
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020068#define CONFIG_PL01x_PORTS { (void *)CONFIG_SYS_SERIAL0, (void *)CONFIG_SYS_SERIAL1 }
wdenk3d3befa2004-03-14 15:06:13 +000069#define CONFIG_CONS_INDEX 0
wdenk5a95f6f2005-01-12 00:38:03 +000070#define CONFIG_BAUDRATE 38400
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020071#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
72#define CONFIG_SYS_SERIAL0 0x16000000
73#define CONFIG_SYS_SERIAL1 0x17000000
wdenk3d3befa2004-03-14 15:06:13 +000074
Jon Loeliger1d2c6bc2007-07-04 22:32:32 -050075
wdenk5a95f6f2005-01-12 00:38:03 +000076/*
Jon Loeliger079a1362007-07-10 10:12:10 -050077 * BOOTP options
78 */
79#define CONFIG_BOOTP_BOOTFILESIZE
80#define CONFIG_BOOTP_BOOTPATH
81#define CONFIG_BOOTP_GATEWAY
82#define CONFIG_BOOTP_HOSTNAME
83
84
85/*
Jon Loeliger1d2c6bc2007-07-04 22:32:32 -050086 * Command line configuration.
87 */
88#define CONFIG_CMD_BDI
89#define CONFIG_CMD_DHCP
Mike Frysingerbdab39d2009-01-28 19:08:14 -050090#define CONFIG_CMD_SAVEENV
Jon Loeliger1d2c6bc2007-07-04 22:32:32 -050091#define CONFIG_CMD_FLASH
92#define CONFIG_CMD_IMI
93#define CONFIG_CMD_MEMORY
94#define CONFIG_CMD_NET
95#define CONFIG_CMD_PING
96
wdenk5a95f6f2005-01-12 00:38:03 +000097
wdenk5a95f6f2005-01-12 00:38:03 +000098#if 0
wdenk3d3befa2004-03-14 15:06:13 +000099#define CONFIG_BOOTDELAY 2
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200100#define CONFIG_BOOTARGS "root=/dev/nfs nfsroot=<IP address>:/<exported rootfs> mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0"
wdenk3d3befa2004-03-14 15:06:13 +0000101#define CONFIG_BOOTCOMMAND "bootp ; bootm"
wdenk5a95f6f2005-01-12 00:38:03 +0000102#endif
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200103/* The kernel command line & boot command below are for a platform flashed with afu.axf
wdenk3d3befa2004-03-14 15:06:13 +0000104
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200105Image 666 Block 0 End Block 0 address 0x24000000 exec 0x24000000- name u-boot
106Image 667 Block 1 End Block 13 address 0x24040000 exec 0x24040000- name u-linux
107Image 668 Block 14 End Block 33 address 0x24380000 exec 0x24380000- name rootfs
108SIB at Block62 End Block62 address 0x24f80000
109
Wolfgang Denk74f43042005-09-25 01:48:28 +0200110*/
111#define CONFIG_BOOTDELAY 2
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200112#define CONFIG_BOOTARGS "root=/dev/mtdblock2 mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0 console=ttyAMA0"
113#define CONFIG_BOOTCOMMAND "cp 0x24080000 0x7fc0 0x100000; bootm"
Wolfgang Denk74f43042005-09-25 01:48:28 +0200114
wdenk3d3befa2004-03-14 15:06:13 +0000115/*
116 * Miscellaneous configurable options
117 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118#define CONFIG_SYS_LONGHELP /* undef to save memory */
119#define CONFIG_SYS_PROMPT "Integrator-CP # " /* Monitor Command Prompt */
120#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size*/
wdenk3d3befa2004-03-14 15:06:13 +0000121/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200122#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
123#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
124#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size*/
wdenk3d3befa2004-03-14 15:06:13 +0000125
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200126#define CONFIG_SYS_LOAD_ADDR 0x7fc0 /* default load address */
wdenk3d3befa2004-03-14 15:06:13 +0000127
128/*-----------------------------------------------------------------------
129 * Stack sizes
130 *
131 * The stack sizes are set up in start.S using the settings below
132 */
133#define CONFIG_STACKSIZE (128*1024) /* regular stack */
134#ifdef CONFIG_USE_IRQ
135#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
136#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
137#endif
138
139/*-----------------------------------------------------------------------
140 * Physical Memory Map
141 */
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200142#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
143#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
Wolfgang Denk53677ef2008-05-20 16:00:29 +0200144#define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
Linus Walleij9ecefbf2011-07-25 01:52:00 +0000145#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
146#define CONFIG_SYS_INIT_RAM_SIZE PHYS_SDRAM_1_SIZE
147#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_SDRAM_BASE + \
148 CONFIG_SYS_INIT_RAM_SIZE - \
149 GENERATED_GBL_DATA_SIZE)
150#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_GBL_DATA_OFFSET
wdenk3d3befa2004-03-14 15:06:13 +0000151
152/*-----------------------------------------------------------------------
153 * FLASH and environment organization
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200154
155 * Top varies according to amount fitted
156 * Reserve top 4 blocks of flash
157 * - ARM Boot Monitor
158 * - Unused
159 * - SIB block
160 * - U-Boot environment
161 *
162 * Base is always 0x24000000
163
wdenk3d3befa2004-03-14 15:06:13 +0000164 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165#define CONFIG_SYS_FLASH_BASE 0x24000000
Jean-Christophe PLAGNIOL-VILLARD46937b22009-05-17 00:58:36 +0200166#define CONFIG_SYS_FLASH_CFI 1
167#define CONFIG_FLASH_CFI_DRIVER 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200168#define CONFIG_SYS_MAX_FLASH_SECT 64
169#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
Jean-Christophe PLAGNIOL-VILLARD46937b22009-05-17 00:58:36 +0200170#define PHYS_FLASH_SIZE 0x01000000 /* 16MB */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200171#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
172#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenk3d3befa2004-03-14 15:06:13 +0000173
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200174#define CONFIG_SYS_MONITOR_LEN 0x00100000
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200175#define CONFIG_ENV_IS_IN_FLASH 1
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200176
177/*
178 * Move up the U-Boot & monitor area if more flash is fitted.
179 * If this U-Boot is to be run on Integrators with varying flash sizes,
Marcel Ziswiler7817cb22007-12-30 03:30:46 +0100180 * drivers/mtd/cfi_flash.c::flash_init() can read the Integrator CP_FLASHPROG
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181 * register and dynamically assign CONFIG_ENV_ADDR & CONFIG_SYS_MONITOR_BASE
182 * - CONFIG_SYS_MONITOR_BASE is set to indicate that the environment is not
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200183 * embedded in the boot monitor(s) area
184 */
185#if ( PHYS_FLASH_SIZE == 0x04000000 )
186
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200187#define CONFIG_ENV_ADDR 0x27F00000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200188#define CONFIG_SYS_MONITOR_BASE 0x27F40000
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200189
190#elif (PHYS_FLASH_SIZE == 0x02000000 )
191
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200192#define CONFIG_ENV_ADDR 0x25F00000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200193#define CONFIG_SYS_MONITOR_BASE 0x25F40000
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200194
195#else
196
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200197#define CONFIG_ENV_ADDR 0x24F00000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200198#define CONFIG_SYS_MONITOR_BASE 0x27F40000
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200199
200#endif
201
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200202#define CONFIG_ENV_SECT_SIZE 0x40000 /* 256KB */
203#define CONFIG_ENV_SIZE 8192 /* 8KB */
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200204/*-----------------------------------------------------------------------
205 * CP control registers
206 */
207#define CPCR_BASE 0xCB000000 /* CP Registers*/
208#define OS_FLASHPROG 0x00000004 /* Flash register*/
209#define CPMASK_EXTRABANK 0x8
210#define CPMASK_FLASHSIZE 0x4
211#define CPMASK_FLWREN 0x2
212#define CPMASK_FLVPPEN 0x1
wdenk5a95f6f2005-01-12 00:38:03 +0000213
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200214/*
215 * The ARM boot monitor initializes the board.
216 * However, the default U-Boot code also performs the initialization.
217 * If desired, this can be prevented by defining SKIP_LOWLEVEL_INIT
218 * - see documentation supplied with board for details of how to choose the
219 * image to run at reset/power up
220 * e.g. whether the ARM Boot Monitor runs before U-Boot
221
222#define CONFIG_SKIP_LOWLEVEL_INIT
223
224 */
225
226/*
227 * The ARM boot monitor does not relocate U-Boot.
228 * However, the default U-Boot code performs the relocation check,
229 * and may relocate the code if the memory map is changed.
230 * If necessary this can be prevented by defining SKIP_RELOCATE_UBOOT
231
232#define SKIP_CONFIG_RELOCATE_UBOOT
233
234 */
Wolfgang Denk74f43042005-09-25 01:48:28 +0200235/*-----------------------------------------------------------------------
236 * There are various dependencies on the core module (CM) fitted
237 * Users should refer to their CM user guide
238 * - when porting adjust u-boot/Makefile accordingly
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200239 * to define the necessary CONFIG_ s for the CM involved
240 * see e.g. cp_926ejs_config
Wolfgang Denk74f43042005-09-25 01:48:28 +0200241 */
242
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200243#include "armcoremodule.h"
Wolfgang Denk74f43042005-09-25 01:48:28 +0200244
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200245/*
246 * If CONFIG_SKIP_LOWLEVEL_INIT is not defined &
247 * the core module has a CM_INIT register
248 * then the U-Boot initialisation code will
249 * e.g. ARM Boot Monitor or pre-loader is repeated once
250 * (to re-initialise any existing CM_INIT settings to safe values).
251 *
252 * This is usually not the desired behaviour since the platform
253 * will either reboot into the ARM monitor (or pre-loader)
254 * or continuously cycle thru it without U-Boot running,
255 * depending upon the setting of Integrator/CP switch S2-4.
256 *
257 * However it may be needed if Integrator/CP switch S2-1
258 * is set OFF to boot direct into U-Boot.
259 * In that case comment out the line below.
Wolfgang Denkfe7eb5d2005-09-25 02:00:47 +0200260#undef CONFIG_CM_INIT
Wolfgang Denk9b880bd2005-10-04 23:10:28 +0200261 */
Wolfgang Denk74f43042005-09-25 01:48:28 +0200262
wdenk5a95f6f2005-01-12 00:38:03 +0000263#endif /* __CONFIG_H */