blob: 6e7ac0a905597bb2f71d5366438a2dc60588ea10 [file] [log] [blame]
Hideyuki Sano1a31ca42012-06-27 10:35:35 +09001/*
2 * Configuation settings for the bonito board
3 *
4 * Copyright (C) 2012 Renesas Solutions Corp.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Hideyuki Sano1a31ca42012-06-27 10:35:35 +09007 */
8
9#ifndef __ARMADILLO_800EVA_H
10#define __ARMADILLO_800EVA_H
11
12#undef DEBUG
Nobuhiro Iwamatsu1cc95f62015-10-10 05:58:28 +090013#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Armadillo-800EVA Board\n"
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090014#define CONFIG_SH_GPIO_PFC
15
16#include <asm/arch/rmobile.h>
17
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090018#define BOARD_LATE_INIT
19
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090020#undef CONFIG_SHOW_BOOT_PROGRESS
21
22#define CONFIG_ARCH_CPU_INIT
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090023#define CONFIG_TMU_TIMER
24#define CONFIG_SYS_DCACHE_OFF
25
26/* STACK */
27#define CONFIG_SYS_INIT_SP_ADDR 0xE8083000
28#define STACK_AREA_SIZE 0xC000
29#define LOW_LEVEL_MERAM_STACK \
30 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
31
32/* MEMORY */
33#define ARMADILLO_800EVA_SDRAM_BASE 0x40000000
34#define ARMADILLO_800EVA_SDRAM_SIZE (512 * 1024 * 1024)
35
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090036#define CONFIG_SYS_PBSIZE 256
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090037#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
38
39/* SCIF */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090040#define CONFIG_CONS_SCIF1
41#define SCIF0_BASE 0xe6c40000
42#define SCIF1_BASE 0xe6c50000
43#define SCIF2_BASE 0xe6c60000
44#define SCIF4_BASE 0xe6c80000
45#define CONFIG_SCIF_A
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090046
47#define CONFIG_SYS_MEMTEST_START (ARMADILLO_800EVA_SDRAM_BASE)
48#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
49 504 * 1024 * 1024)
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090050#undef CONFIG_SYS_MEMTEST_SCRATCH
51#undef CONFIG_SYS_LOADS_BAUD_CHANGE
52
53#define CONFIG_SYS_SDRAM_BASE (ARMADILLO_800EVA_SDRAM_BASE)
54#define CONFIG_SYS_SDRAM_SIZE (ARMADILLO_800EVA_SDRAM_SIZE)
55#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + \
56 64 * 1024 * 1024)
57#define CONFIG_NR_DRAM_BANKS 1
58
59#define CONFIG_SYS_MONITOR_BASE 0x00000000
60#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
61#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090062#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090063
64/* FLASH */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090065#define CONFIG_SYS_FLASH_CFI
66#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
67#define CONFIG_SYS_FLASH_BASE 0x00000000
68#define CONFIG_SYS_MAX_FLASH_SECT 512
69#define CONFIG_SYS_MAX_FLASH_BANKS 1
70#define CONFIG_SYS_FLASH_BANKS_LIST { (CONFIG_SYS_FLASH_BASE) }
71
72#define CONFIG_SYS_FLASH_ERASE_TOUT 3000
73#define CONFIG_SYS_FLASH_WRITE_TOUT 3000
74#define CONFIG_SYS_FLASH_LOCK_TOUT 3000
75#define CONFIG_SYS_FLASH_UNLOCK_TOUT 3000
76
77/* ENV setting */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090078#define CONFIG_ENV_OVERWRITE 1
79#define CONFIG_ENV_SECT_SIZE (128 * 1024)
80#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + \
81 CONFIG_SYS_MONITOR_LEN)
82#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR)
83#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
84#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
85
86/* SH Ether */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090087#define CONFIG_SH_ETHER_USE_PORT 0
88#define CONFIG_SH_ETHER_PHY_ADDR 0x0
89#define CONFIG_SH_ETHER_BASE_ADDR 0xe9a00000
90#define CONFIG_SH_ETHER_SH7734_MII (0x01)
91#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090092#define CONFIG_PHY_SMSC
93#define CONFIG_BITBANGMII
94#define CONFIG_BITBANGMII_MULTI
95
96/* Board Clock */
97#define CONFIG_SYS_CLK_FREQ 50000000
Nobuhiro Iwamatsu717ceb62013-09-30 10:30:41 +090098#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
99#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Hideyuki Sano1a31ca42012-06-27 10:35:35 +0900100#define CONFIG_SYS_TMU_CLK_DIV 4
Hideyuki Sano1a31ca42012-06-27 10:35:35 +0900101
102#endif /* __ARMADILLO_800EVA_H */