blob: 2f249674050f701c66bf993270e06034ae32a4df [file] [log] [blame]
roy zangc6411c02006-11-02 18:55:04 +08001/*
2 * Copyright (c) 2005 Freescale Semiconductor, Inc.
3 *
4 * (C) Copyright 2006
5 * Alex Bounine , Tundra Semiconductor Corp.
roy zang4efe20c2006-12-04 14:46:23 +08006 * Roy Zang , <tie-fei.zang@freescale.com> Freescale Corp.
roy zangc6411c02006-11-02 18:55:04 +08007 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
roy zangee311212006-12-01 11:47:36 +080027/*
roy zangc6411c02006-11-02 18:55:04 +080028 * board specific configuration options for Freescale
29 * MPC7448HPC2 (High-Performance Computing II) (Taiga) board
30 *
roy zangee311212006-12-01 11:47:36 +080031 */
roy zangc6411c02006-11-02 18:55:04 +080032
33#ifndef __CONFIG_H
34#define __CONFIG_H
35
roy zangc6411c02006-11-02 18:55:04 +080036/* Board Configuration Definitions */
37/* MPC7448HPC2 (High-Performance Computing II) (Taiga) board */
38
39#define CONFIG_MPC7448HPC2
40
41#define CONFIG_74xx
Becky Bruce31d82672008-05-08 19:02:12 -050042#define CONFIG_HIGH_BATS /* High BATs supported */
roy zangc6411c02006-11-02 18:55:04 +080043#define CONFIG_ALTIVEC /* undef to disable */
44
roy zangee311212006-12-01 11:47:36 +080045#define CFG_BOARD_NAME "MPC7448 HPC II"
46#define CONFIG_IDENT_STRING " Freescale MPC7448 HPC II"
roy zangc6411c02006-11-02 18:55:04 +080047
roy zangee311212006-12-01 11:47:36 +080048#define CFG_OCN_CLK 133000000 /* 133 MHz */
49#define CFG_CONFIG_BUS_CLK 133000000
roy zangc6411c02006-11-02 18:55:04 +080050
51#define CFG_CLK_SPREAD /* Enable Spread-Spectrum Clock generation */
52
53#undef CONFIG_ECC /* disable ECC support */
54
55/* Board-specific Initialization Functions to be called */
56#define CFG_BOARD_ASM_INIT
57#define CONFIG_BOARD_EARLY_INIT_F
58#define CONFIG_BOARD_EARLY_INIT_R
59#define CONFIG_MISC_INIT_R
60
Gerald Van Barenfec6d9e2008-06-03 20:34:45 -040061#define CONFIG_HAS_ETH0
roy zangc6411c02006-11-02 18:55:04 +080062#define CONFIG_HAS_ETH1
roy zangc6411c02006-11-02 18:55:04 +080063
64#define CONFIG_ENV_OVERWRITE
65
66/*
67 * High Level Configuration Options
68 * (easy to change)
69 */
70
roy zangee311212006-12-01 11:47:36 +080071#define CONFIG_BAUDRATE 115200 /* console baudrate = 115000 */
roy zangc6411c02006-11-02 18:55:04 +080072
73/*#define CFG_HUSH_PARSER */
74#undef CFG_HUSH_PARSER
75
roy zangee311212006-12-01 11:47:36 +080076#define CFG_PROMPT_HUSH_PS2 "> "
roy zangc6411c02006-11-02 18:55:04 +080077
78/* Pass open firmware flat tree */
Gerald Van Baren589c0422008-06-03 20:24:58 -040079#define CONFIG_OF_LIBFDT 1
roy zangc6411c02006-11-02 18:55:04 +080080#define CONFIG_OF_BOARD_SETUP 1
81
roy zangc6411c02006-11-02 18:55:04 +080082#define OF_CPU "PowerPC,7448@0"
83#define OF_TSI "tsi108@c0000000"
84#define OF_TBCLK (bd->bi_busfreq / 8)
85#define OF_STDOUT_PATH "/tsi108@c0000000/serial@7808"
86
87/*
88 * The following defines let you select what serial you want to use
89 * for your console driver.
90 *
91 * what to do:
roy zangee311212006-12-01 11:47:36 +080092 * If you have hacked a serial cable onto the second DUART channel,
93 * change the CFG_DUART port from 1 to 0 below.
roy zangc6411c02006-11-02 18:55:04 +080094 *
95 */
96
roy zangee311212006-12-01 11:47:36 +080097#define CONFIG_CONS_INDEX 1
roy zangc6411c02006-11-02 18:55:04 +080098#define CFG_NS16550
99#define CFG_NS16550_SERIAL
roy zangee311212006-12-01 11:47:36 +0800100#define CFG_NS16550_REG_SIZE 1
roy zangc6411c02006-11-02 18:55:04 +0800101#define CFG_NS16550_CLK CFG_OCN_CLK * 8
102
roy zangee311212006-12-01 11:47:36 +0800103#define CFG_NS16550_COM1 (CFG_TSI108_CSR_RST_BASE+0x7808)
104#define CFG_NS16550_COM2 (CFG_TSI108_CSR_RST_BASE+0x7C08)
roy zangc6411c02006-11-02 18:55:04 +0800105#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
106
roy zangee311212006-12-01 11:47:36 +0800107#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
roy zangc6411c02006-11-02 18:55:04 +0800108#define CONFIG_ZERO_BOOTDELAY_CHECK
109
110#undef CONFIG_BOOTARGS
Wolfgang Denk32bf3d12008-03-03 12:16:44 +0100111/* #define CONFIG_PREBOOT "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo" */
roy zangc6411c02006-11-02 18:55:04 +0800112
113#if (CONFIG_BOOTDELAY >= 0)
roy zangee311212006-12-01 11:47:36 +0800114#define CONFIG_BOOTCOMMAND "tftpboot 0x400000 zImage.initrd.elf;\
roy zangc6411c02006-11-02 18:55:04 +0800115 setenv bootargs $(bootargs) $(bootargs_root) nfsroot=$(serverip):$(rootpath) \
116 ip=$(ipaddr):$(serverip)$(bootargs_end); bootm 0x400000; "
117
118#define CONFIG_BOOTARGS "console=ttyS0,115200"
119#endif
120
121#undef CONFIG_EXTRA_ENV_SETTINGS
122
roy zangee311212006-12-01 11:47:36 +0800123#define CONFIG_SERIAL "No. 1"
roy zangc6411c02006-11-02 18:55:04 +0800124
125/* Networking Configuration */
126
roy zangee311212006-12-01 11:47:36 +0800127#define KSEG1ADDR(a) (a) /* Needed by the rtl8139 driver */
roy zangc6411c02006-11-02 18:55:04 +0800128
129#define CONFIG_TSI108_ETH
roy zangee311212006-12-01 11:47:36 +0800130#define CONFIG_TSI108_ETH_NUM_PORTS 2
roy zangc6411c02006-11-02 18:55:04 +0800131
132#define CONFIG_NET_MULTI
133
roy zangee311212006-12-01 11:47:36 +0800134#define CONFIG_BOOTFILE zImage.initrd.elf
135#define CONFIG_LOADADDR 0x400000
roy zangc6411c02006-11-02 18:55:04 +0800136
roy zangc6411c02006-11-02 18:55:04 +0800137/*-------------------------------------------------------------------------- */
138
roy zangee311212006-12-01 11:47:36 +0800139#define CONFIG_LOADS_ECHO 0 /* echo off for serial download */
roy zangc6411c02006-11-02 18:55:04 +0800140#define CFG_LOADS_BAUD_CHANGE /* allow baudrate changes */
141
142#undef CONFIG_WATCHDOG /* watchdog disabled */
143
Jon Loeligerd3b8c1a2007-07-09 21:57:31 -0500144/*
145 * BOOTP options
146 */
147#define CONFIG_BOOTP_SUBNETMASK
148#define CONFIG_BOOTP_GATEWAY
149#define CONFIG_BOOTP_HOSTNAME
150#define CONFIG_BOOTP_BOOTPATH
151#define CONFIG_BOOTP_BOOTFILESIZE
roy zangc6411c02006-11-02 18:55:04 +0800152
roy zangc6411c02006-11-02 18:55:04 +0800153
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500154/*
155 * Command line configuration.
156 */
157#include <config_cmd_default.h>
158
159#define CONFIG_CMD_ASKENV
160#define CONFIG_CMD_CACHE
161#define CONFIG_CMD_PCI
162#define CONFIG_CMD_I2C
163#define CONFIG_CMD_SDRAM
164#define CONFIG_CMD_EEPROM
165#define CONFIG_CMD_FLASH
166#define CONFIG_CMD_ENV
167#define CONFIG_CMD_BSP
168#define CONFIG_CMD_DHCP
169#define CONFIG_CMD_PING
170#define CONFIG_CMD_DATE
171
roy zangc6411c02006-11-02 18:55:04 +0800172
173/*set date in u-boot*/
174#define CONFIG_RTC_M48T35A
roy zangee311212006-12-01 11:47:36 +0800175#define CFG_NVRAM_BASE_ADDR 0xfc000000
176#define CFG_NVRAM_SIZE 0x8000
roy zangc6411c02006-11-02 18:55:04 +0800177/*
178 * Miscellaneous configurable options
179 */
roy zangee311212006-12-01 11:47:36 +0800180#define CONFIG_VERSION_VARIABLE 1
roy zangc6411c02006-11-02 18:55:04 +0800181#define CONFIG_TSI108_I2C
182
roy zangee311212006-12-01 11:47:36 +0800183#define CFG_I2C_EEPROM_ADDR 0x50 /* I2C EEPROM page 1 */
184#define CFG_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
roy zangc6411c02006-11-02 18:55:04 +0800185
186#define CFG_LONGHELP /* undef to save memory */
187#define CFG_PROMPT "=> " /* Monitor Command Prompt */
188
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500189#if defined(CONFIG_CMD_KGDB)
roy zangee311212006-12-01 11:47:36 +0800190#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
191#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port at */
roy zangc6411c02006-11-02 18:55:04 +0800192#else
roy zangee311212006-12-01 11:47:36 +0800193#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
roy zangc6411c02006-11-02 18:55:04 +0800194#endif
195
roy zangee311212006-12-01 11:47:36 +0800196#define CFG_PBSIZE (CFG_CBSIZE + sizeof(CFG_PROMPT) + 16)/* Print Buffer Size */
197#define CFG_MAXARGS 16 /* max number of command args */
198#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
roy zangc6411c02006-11-02 18:55:04 +0800199
roy zangee311212006-12-01 11:47:36 +0800200#define CFG_MEMTEST_START 0x00400000 /* memtest works on */
201#define CFG_MEMTEST_END 0x07c00000 /* 4 ... 124 MB in DRAM */
roy zangc6411c02006-11-02 18:55:04 +0800202
roy zangee311212006-12-01 11:47:36 +0800203#define CFG_LOAD_ADDR 0x00400000 /* default load address */
roy zangc6411c02006-11-02 18:55:04 +0800204
roy zangee311212006-12-01 11:47:36 +0800205#define CFG_HZ 1000 /* decr freq: 1ms ticks */
roy zangc6411c02006-11-02 18:55:04 +0800206
207/*
208 * Low Level Configuration Settings
209 * (address mappings, register initial values, etc.)
210 * You should know what you are doing if you make changes here.
211 */
212
213/*-----------------------------------------------------------------------
214 * Definitions for initial stack pointer and data area
215 */
216
217/*
218 * When locking data in cache you should point the CFG_INIT_RAM_ADDRESS
219 * To an unused memory region. The stack will remain in cache until RAM
220 * is initialized
roy zangee311212006-12-01 11:47:36 +0800221 */
roy zangc6411c02006-11-02 18:55:04 +0800222#undef CFG_INIT_RAM_LOCK
roy zangee311212006-12-01 11:47:36 +0800223#define CFG_INIT_RAM_ADDR 0x07d00000 /* unused memory region */
224#define CFG_INIT_RAM_END 0x4000/* larger space - we have SDRAM initialized */
roy zangc6411c02006-11-02 18:55:04 +0800225
roy zangee311212006-12-01 11:47:36 +0800226#define CFG_GBL_DATA_SIZE 128/* size in bytes reserved for init data */
roy zangc6411c02006-11-02 18:55:04 +0800227#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
228
229/*-----------------------------------------------------------------------
230 * Start addresses for the final memory configuration
231 * (Set up by the startup code)
232 * Please note that CFG_SDRAM_BASE _must_ start at 0
233 */
234
roy zangee311212006-12-01 11:47:36 +0800235#define CFG_SDRAM_BASE 0x00000000 /* first 256 MB of SDRAM */
236#define CFG_SDRAM1_BASE 0x10000000 /* next 256MB of SDRAM */
roy zangc6411c02006-11-02 18:55:04 +0800237
roy zangee311212006-12-01 11:47:36 +0800238#define CFG_SDRAM2_BASE 0x40000000 /* beginning of non-cacheable alias for SDRAM - first 256MB */
239#define CFG_SDRAM3_BASE 0x50000000 /* next Non-Cacheable 256MB of SDRAM */
roy zangc6411c02006-11-02 18:55:04 +0800240
roy zangee311212006-12-01 11:47:36 +0800241#define CFG_PCI_PFM_BASE 0x80000000 /* Prefetchable (cacheable) PCI/X PFM and SDRAM OCN (128MB+128MB) */
roy zangc6411c02006-11-02 18:55:04 +0800242
roy zangee311212006-12-01 11:47:36 +0800243#define CFG_PCI_MEM32_BASE 0xE0000000 /* Non-Cacheable PCI/X MEM and SDRAM OCN (128MB+128MB) */
roy zangc6411c02006-11-02 18:55:04 +0800244
roy zangee311212006-12-01 11:47:36 +0800245#define CFG_MISC_REGION_BASE 0xf0000000 /* Base Address for (PCI/X + Flash) region */
roy zangc6411c02006-11-02 18:55:04 +0800246
roy zangee311212006-12-01 11:47:36 +0800247#define CFG_FLASH_BASE 0xff000000 /* Base Address of Flash device */
248#define CFG_FLASH_BASE2 0xfe000000 /* Alternate Flash Base Address */
roy zangc6411c02006-11-02 18:55:04 +0800249
250#define CONFIG_VERY_BIG_RAM /* we will use up to 256M memory for cause we are short of BATS */
251
roy zangee311212006-12-01 11:47:36 +0800252#define PCI0_IO_BASE_BOOTM 0xfd000000
roy zangc6411c02006-11-02 18:55:04 +0800253
roy zangee311212006-12-01 11:47:36 +0800254#define CFG_RESET_ADDRESS 0x3fffff00
255#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
256#define CFG_MONITOR_BASE TEXT_BASE /* u-boot code base */
257#define CFG_MALLOC_LEN (256 << 10) /* Reserve 256 kB for malloc */
roy zangc6411c02006-11-02 18:55:04 +0800258
259/* Peripheral Device section */
260
roy zangee311212006-12-01 11:47:36 +0800261/*
roy zangc6411c02006-11-02 18:55:04 +0800262 * Resources on the Tsi108
roy zangee311212006-12-01 11:47:36 +0800263 */
roy zangc6411c02006-11-02 18:55:04 +0800264
roy zangee311212006-12-01 11:47:36 +0800265#define CFG_TSI108_CSR_RST_BASE 0xC0000000 /* Tsi108 CSR base after reset */
266#define CFG_TSI108_CSR_BASE CFG_TSI108_CSR_RST_BASE /* Runtime Tsi108 CSR base */
roy zangc6411c02006-11-02 18:55:04 +0800267
268#define ENABLE_PCI_CSR_BAR /* enables access to Tsi108 CSRs from the PCI/X bus */
269
270#undef DISABLE_PBM
271
roy zangee311212006-12-01 11:47:36 +0800272/*
roy zangc6411c02006-11-02 18:55:04 +0800273 * PCI stuff
roy zangee311212006-12-01 11:47:36 +0800274 *
roy zangc6411c02006-11-02 18:55:04 +0800275 */
276
277#define CONFIG_PCI /* include pci support */
278#define CONFIG_TSI108_PCI /* include tsi108 pci support */
279
roy zangee311212006-12-01 11:47:36 +0800280#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
281#define PCI_HOST_FORCE 1 /* configure as pci host */
282#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
roy zangc6411c02006-11-02 18:55:04 +0800283
284#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
285#define CONFIG_PCI_PNP /* do pci plug-and-play */
286
287/* PCI MEMORY MAP section */
288
289/* PCI view of System Memory */
roy zangee311212006-12-01 11:47:36 +0800290#define CFG_PCI_MEMORY_BUS 0x00000000
291#define CFG_PCI_MEMORY_PHYS 0x00000000
Wolfgang Denk647d3c32007-03-04 01:36:05 +0100292#define CFG_PCI_MEMORY_SIZE 0x80000000
roy zangc6411c02006-11-02 18:55:04 +0800293
294/* PCI Memory Space */
roy zangee311212006-12-01 11:47:36 +0800295#define CFG_PCI_MEM_BUS (CFG_PCI_MEM_PHYS)
296#define CFG_PCI_MEM_PHYS (CFG_PCI_MEM32_BASE) /* 0xE0000000 */
297#define CFG_PCI_MEM_SIZE 0x10000000 /* 256 MB space for PCI/X Mem + SDRAM OCN */
roy zangc6411c02006-11-02 18:55:04 +0800298
299/* PCI I/O Space */
roy zangee311212006-12-01 11:47:36 +0800300#define CFG_PCI_IO_BUS 0x00000000
301#define CFG_PCI_IO_PHYS 0xfa000000 /* Changed from fd000000 */
roy zangc6411c02006-11-02 18:55:04 +0800302
roy zangee311212006-12-01 11:47:36 +0800303#define CFG_PCI_IO_SIZE 0x01000000 /* 16MB */
roy zangc6411c02006-11-02 18:55:04 +0800304
305#define _IO_BASE 0x00000000 /* points to PCI I/O space */
306
307/* PCI Config Space mapping */
308#define CFG_PCI_CFG_BASE 0xfb000000 /* Changed from FE000000 */
309#define CFG_PCI_CFG_SIZE 0x01000000 /* 16MB */
310
roy zangee311212006-12-01 11:47:36 +0800311#define CFG_IBAT0U 0xFE0003FF
312#define CFG_IBAT0L 0xFE000002
roy zangc6411c02006-11-02 18:55:04 +0800313
roy zangee311212006-12-01 11:47:36 +0800314#define CFG_IBAT1U 0x00007FFF
315#define CFG_IBAT1L 0x00000012
roy zangc6411c02006-11-02 18:55:04 +0800316
roy zangee311212006-12-01 11:47:36 +0800317#define CFG_IBAT2U 0x80007FFF
318#define CFG_IBAT2L 0x80000022
roy zangc6411c02006-11-02 18:55:04 +0800319
roy zangee311212006-12-01 11:47:36 +0800320#define CFG_IBAT3U 0x00000000
321#define CFG_IBAT3L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800322
roy zangee311212006-12-01 11:47:36 +0800323#define CFG_IBAT4U 0x00000000
324#define CFG_IBAT4L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800325
roy zangee311212006-12-01 11:47:36 +0800326#define CFG_IBAT5U 0x00000000
327#define CFG_IBAT5L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800328
roy zangee311212006-12-01 11:47:36 +0800329#define CFG_IBAT6U 0x00000000
330#define CFG_IBAT6L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800331
roy zangee311212006-12-01 11:47:36 +0800332#define CFG_IBAT7U 0x00000000
333#define CFG_IBAT7L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800334
roy zangee311212006-12-01 11:47:36 +0800335#define CFG_DBAT0U 0xE0003FFF
336#define CFG_DBAT0L 0xE000002A
roy zangc6411c02006-11-02 18:55:04 +0800337
roy zangee311212006-12-01 11:47:36 +0800338#define CFG_DBAT1U 0x00007FFF
339#define CFG_DBAT1L 0x00000012
roy zangc6411c02006-11-02 18:55:04 +0800340
roy zangee311212006-12-01 11:47:36 +0800341#define CFG_DBAT2U 0x00000000
342#define CFG_DBAT2L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800343
roy zangee311212006-12-01 11:47:36 +0800344#define CFG_DBAT3U 0xC0000003
345#define CFG_DBAT3L 0xC000002A
roy zangc6411c02006-11-02 18:55:04 +0800346
roy zangee311212006-12-01 11:47:36 +0800347#define CFG_DBAT4U 0x00000000
348#define CFG_DBAT4L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800349
roy zangee311212006-12-01 11:47:36 +0800350#define CFG_DBAT5U 0x00000000
351#define CFG_DBAT5L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800352
roy zangee311212006-12-01 11:47:36 +0800353#define CFG_DBAT6U 0x00000000
354#define CFG_DBAT6L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800355
roy zangee311212006-12-01 11:47:36 +0800356#define CFG_DBAT7U 0x00000000
357#define CFG_DBAT7L 0x00000000
roy zangc6411c02006-11-02 18:55:04 +0800358
359/* I2C addresses for the two DIMM SPD chips */
roy zangee311212006-12-01 11:47:36 +0800360#define DIMM0_I2C_ADDR 0x51
361#define DIMM1_I2C_ADDR 0x52
roy zangc6411c02006-11-02 18:55:04 +0800362
363/*
364 * For booting Linux, the board info and command line data
365 * have to be in the first 8 MB of memory, since this is
366 * the maximum mapped by the Linux kernel during initialization.
367 */
roy zangee311212006-12-01 11:47:36 +0800368#define CFG_BOOTMAPSZ (8<<20) /* Initial Memory map for Linux */
roy zangc6411c02006-11-02 18:55:04 +0800369
370/*-----------------------------------------------------------------------
371 * FLASH organization
372 */
Wolfgang Denkcdd917a2007-08-02 00:48:45 +0200373#define CFG_MAX_FLASH_BANKS 1 /* Flash can be at one of two addresses */
roy zangee311212006-12-01 11:47:36 +0800374#define FLASH_BANK_SIZE 0x01000000 /* 16 MB Total */
Wolfgang Denkcdd917a2007-08-02 00:48:45 +0200375#define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE, /* CFG_FLASH_BASE2 */ }
roy zangc6411c02006-11-02 18:55:04 +0800376
377#define CFG_FLASH_CFI_DRIVER
378#define CFG_FLASH_CFI
roy zangfdef3882007-01-22 13:19:21 +0800379#define CFG_WRITE_SWAPPED_DATA
roy zangc6411c02006-11-02 18:55:04 +0800380
roy zangee311212006-12-01 11:47:36 +0800381#define PHYS_FLASH_SIZE 0x01000000
382#define CFG_MAX_FLASH_SECT (128)
roy zangc6411c02006-11-02 18:55:04 +0800383
384#define CFG_ENV_IS_IN_NVRAM
roy zangee311212006-12-01 11:47:36 +0800385#define CFG_ENV_ADDR 0xFC000000
roy zangc6411c02006-11-02 18:55:04 +0800386
roy zangee311212006-12-01 11:47:36 +0800387#define CFG_ENV_OFFSET 0x00000000 /* Offset of Environment Sector */
388#define CFG_ENV_SIZE 0x00000400 /* Total Size of Environment Space */
roy zangc6411c02006-11-02 18:55:04 +0800389
390/*-----------------------------------------------------------------------
391 * Cache Configuration
392 */
roy zangee311212006-12-01 11:47:36 +0800393#define CFG_CACHELINE_SIZE 32 /* For all MPC74xx CPUs */
Jon Loeliger5dc11a52007-07-04 22:33:01 -0500394#if defined(CONFIG_CMD_KGDB)
roy zangee311212006-12-01 11:47:36 +0800395#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
roy zangc6411c02006-11-02 18:55:04 +0800396#endif
397
398/*-----------------------------------------------------------------------
399 * L2CR setup -- make sure this is right for your board!
400 * look in include/mpc74xx.h for the defines used here
401 */
402#undef CFG_L2
403
roy zangee311212006-12-01 11:47:36 +0800404#define L2_INIT 0
405#define L2_ENABLE (L2_INIT | L2CR_L2E)
roy zangc6411c02006-11-02 18:55:04 +0800406
407/*
408 * Internal Definitions
409 *
410 * Boot Flags
411 */
roy zangee311212006-12-01 11:47:36 +0800412#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
413#define BOOTFLAG_WARM 0x02 /* Software reboot */
roy zangc6411c02006-11-02 18:55:04 +0800414#define CFG_SERIAL_HANG_IN_EXCEPTION
roy zangee311212006-12-01 11:47:36 +0800415#endif /* __CONFIG_H */