include/configs/TB5200.h - platform/external/u-boot - Gitiles

 /*
  * (C) Copyright 2003-2006
  * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  *
  * (C) Copyright 2004-2006
  * Martin Krause, TQ-Systems GmbH, martin.krause@tqs.de
  *
  * See file CREDITS for list of people who contributed to this
  * project.
  *
  * This program is free software; you can redistribute it and/or
  * modify it under the terms of the GNU General Public License as
  * published by the Free Software Foundation; either version 2 of
  * the License, or (at your option) any later version.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
  * GNU General Public License for more details.
  *
  * You should have received a copy of the GNU General Public License
  * along with this program; if not, write to the Free Software
  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  * MA 02111-1307 USA
  */

 #ifndef __CONFIG_H
 #define __CONFIG_H

 /*
  * High Level Configuration Options
  * (easy to change)
  */

 #define CONFIG_MPC5xxx		1	/* This is an MPC5xxx CPU */
 #define CONFIG_MPC5200		1	/* (more precisely an MPC5200 CPU) */
 #define CONFIG_TQM5200		1	/* ... on TQM5200 module */
 #define CONFIG_TB5200		1	/* ... on a TB5200 base board */

 #define CFG_MPC5XXX_CLKIN	33000000 /* ... running at 33.000000MHz */

 #define BOOTFLAG_COLD		0x01	/* Normal Power-On: Boot from FLASH  */
 #define BOOTFLAG_WARM		0x02	/* Software reboot	     */

 /*
  * Serial console configuration
  */
 #define CONFIG_PSC_CONSOLE	1	/* default console is on PSC1 */
 #define CONFIG_SERIAL_MULTI	1	/* support multiple consoles */
 #define CONFIG_PSC_CONSOLE2	6	/* second console is on PSC6 */
 #define CONFIG_BAUDRATE		115200	/* ... at 115200 bps */
 #define CFG_BAUDRATE_TABLE	{ 9600, 19200, 38400, 57600, 115200, 230400 }

 /*
  * Video console
  */
 #if 1
 #define CONFIG_VIDEO
 #define CONFIG_VIDEO_SM501
 #define CONFIG_VIDEO_SM501_32BPP
 #define CONFIG_CFB_CONSOLE
 #define CONFIG_VIDEO_LOGO
 #define CONFIG_VGA_AS_SINGLE_DEVICE
 #define CONFIG_CONSOLE_EXTRA_INFO
 #define CONFIG_VIDEO_SW_CURSOR
 #define CONFIG_SPLASH_SCREEN
 #define CFG_CONSOLE_IS_IN_ENV
 #endif

 /* Partitions */
 #define CONFIG_MAC_PARTITION
 #define CONFIG_DOS_PARTITION
 #define CONFIG_ISO_PARTITION

 /* USB */
 #define CONFIG_USB_OHCI
 #define CONFIG_USB_STORAGE

 /* POST support */
 #define CONFIG_POST		(CFG_POST_MEMORY   | \
 				 CFG_POST_CPU	   | \
 				 CFG_POST_I2C)

 #ifdef CONFIG_POST
 /* preserve space for the post_word at end of on-chip SRAM */
 #define MPC5XXX_SRAM_POST_SIZE MPC5XXX_SRAM_SIZE-4
 #endif


 /*
  * BOOTP options
  */
 #define CONFIG_BOOTP_BOOTFILESIZE
 #define CONFIG_BOOTP_BOOTPATH
 #define CONFIG_BOOTP_GATEWAY
 #define CONFIG_BOOTP_HOSTNAME


 /*
  * Command line configuration.
  */
 #include <config_cmd_default.h>

 #define CONFIG_CMD_ASKENV
 #define CONFIG_CMD_DATE
 #define CONFIG_CMD_DHCP
 #define CONFIG_CMD_ECHO
 #define CONFIG_CMD_EEPROM
 #define CONFIG_CMD_EXT2
 #define CONFIG_CMD_FAT
 #define CONFIG_CMD_I2C
 #define CONFIG_CMD_IDE
 #define CONFIG_CMD_JFFS2
 #define CONFIG_CMD_MII
 #define CONFIG_CMD_NFS
 #define CONFIG_CMD_PING
 #define CONFIG_CMD_REGINFO
 #define CONFIG_CMD_SNTP
 #define CONFIG_CMD_BSP
 #define CONFIG_CMD_USB

 #ifdef CONFIG_VIDEO
 #define CONFIG_CMD_BMP
 #endif

 #ifdef CONFIG_POST
 #define CONFIG__CMD_DIAG
 #endif


 #define	CONFIG_TIMESTAMP		/* display image timestamps */

 #if (TEXT_BASE == 0xFC000000)		/* Boot low */
 #   define CFG_LOWBOOT		1
 #endif

 /*
  * Autobooting
  */
 #define CONFIG_BOOTDELAY	5	/* autoboot after 5 seconds */

 #define CONFIG_PREBOOT	"echo;" \
 	"echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
 	"echo"

 #undef	CONFIG_BOOTARGS

 #if defined(CONFIG_TQM5200_B)
 #define CONFIG_EXTRA_ENV_SETTINGS					\
 	"netdev=eth0\0"							\
 	"rootpath=/opt/eldk/ppc_6xx\0"					\
 	"ramargs=setenv bootargs root=/dev/ram rw\0"			\
 	"nfsargs=setenv bootargs root=/dev/nfs rw "			\
 		"nfsroot=${serverip}:${rootpath}\0"			\
 	"addip=setenv bootargs ${bootargs} "				\
 		"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"	\
 		":${hostname}:${netdev}:off panic=1\0"			\
 	"flash_self=run ramargs addip;"					\
 		"bootm ${kernel_addr} ${ramdisk_addr}\0"		\
 	"flash_nfs=run nfsargs addip;"					\
 		"bootm ${kernel_addr}\0"				\
 	"net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0"	\
 	"bootfile=/tftpboot/tqm5200/uImage\0"				\
 	"load=tftp 200000 ${u-boot}\0"					\
 	"u-boot=/tftpboot/tqm5200/u-boot.bin\0"				\
 	"update=protect off FC000000 FC07FFFF;"				\
 		"erase FC000000 FC07FFFF;"				\
 		"cp.b 200000 FC000000 ${filesize};"			\
 		"protect on FC000000 FC07FFFF\0"			\
 	""
 #else
 #define CONFIG_EXTRA_ENV_SETTINGS					\
 	"netdev=eth0\0"							\
 	"rootpath=/opt/eldk/ppc_6xx\0"					\
 	"ramargs=setenv bootargs root=/dev/ram rw\0"			\
 	"nfsargs=setenv bootargs root=/dev/nfs rw "			\
 		"nfsroot=${serverip}:${rootpath}\0"			\
 	"addip=setenv bootargs ${bootargs} "				\
 		"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"	\
 		":${hostname}:${netdev}:off panic=1\0"			\
 	"flash_self=run ramargs addip;"					\
 		"bootm ${kernel_addr} ${ramdisk_addr}\0"		\
 	"flash_nfs=run nfsargs addip;"					\
 		"bootm ${kernel_addr}\0"				\
 	"net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0"	\
 	"bootfile=/tftpboot/tqm5200/uImage\0"				\
 	"load=tftp 200000 $(u-boot)\0"					\
 	"u-boot=/tftpboot/tqm5200/u-boot.bin\0"				\
 	"update=protect off FC000000 FC05FFFF;"				\
 		"erase FC000000 FC05FFFF;"				\
 		"cp.b 200000 FC000000 ${filesize};"			\
 		"protect on FC000000 FC05FFFF\0"			\
 	""
 #endif /* CONFIG_TQM5200_B */

 #define CONFIG_BOOTCOMMAND	"run net_nfs"

 /*
  * IPB Bus clocking configuration.
  */
 #define CFG_IPBCLK_EQUALS_XLBCLK		/* define for 133MHz speed */

 #if defined(CFG_IPBCLK_EQUALS_XLBCLK)
 /*
  * PCI Bus clocking configuration
  *
  * Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
  * CFG_IPBCLK_EQUALS_XLBCLK is defined. This is because a PCI Clock
  * of 66 MHz yet hasn't been tested with a IPB Bus Clock of 66 MHz.
  */
 #define CFG_PCICLK_EQUALS_IPBCLK_DIV2		/* define for 66MHz speed */
 #endif

 /*
  * I2C configuration
  */
 #define CONFIG_HARD_I2C		1	/* I2C with hardware support */
 #define CFG_I2C_MODULE		2	/* Select I2C module #2 */

 /*
  * I2C clock frequency
  *
  * Please notice, that the resulting clock frequency could differ from the
  * configured value. This is because the I2C clock is derived from system
  * clock over a frequency divider with only a few divider values. U-boot
  * calculates the best approximation for CFG_I2C_SPEED. However the calculated
  * approximation allways lies below the configured value, never above.
  */
 #define CFG_I2C_SPEED		100000 /* 100 kHz */
 #define CFG_I2C_SLAVE		0x7F

 /*
  * EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work
  * also). For other EEPROMs configuration should be verified. On Mini-FAP the
  * EEPROM (24C64) is on the same I2C address (but on other I2C bus), so the
  * same configuration could be used.
  */
 #define CFG_I2C_EEPROM_ADDR		0x50	/* 1010000x */
 #define CFG_I2C_EEPROM_ADDR_LEN		2
 #define CFG_EEPROM_PAGE_WRITE_BITS	5	/* =32 Bytes per write */
 #define CFG_EEPROM_PAGE_WRITE_DELAY_MS	20

 /* List of I2C addresses to be verified by POST */
 #undef I2C_ADDR_LIST
 #define I2C_ADDR_LIST	{	CFG_I2C_EEPROM_ADDR,	\
 				CFG_I2C_RTC_ADDR,	\
 				CFG_I2C_SLAVE }

 /*
  * Flash configuration
  */
 #define CFG_FLASH_BASE		TEXT_BASE /* 0xFC000000 */

 /* use CFI flash driver */
 #define CFG_FLASH_CFI		1	/* Flash is CFI conformant */
 #define CFG_FLASH_CFI_DRIVER	1	/* Use the common driver */
 #define CFG_FLASH_BANKS_LIST	{ CFG_BOOTCS_START }
 #define CFG_FLASH_EMPTY_INFO
 #define CFG_FLASH_SIZE		0x04000000 /* 64 MByte */
 #define CFG_MAX_FLASH_SECT	512	/* max num of sects on one chip */
 #define CFG_FLASH_USE_BUFFER_WRITE	1

 #if !defined(CFG_LOWBOOT)
 #define CFG_ENV_ADDR		(CFG_FLASH_BASE + 0x00760000 + 0x00800000)
 #else	/* CFG_LOWBOOT */
 #if defined(CONFIG_TQM5200_B)
 #define CFG_ENV_ADDR		(CFG_FLASH_BASE + 0x00080000)
 #else
 #define CFG_ENV_ADDR		(CFG_FLASH_BASE + 0x00060000)
 #endif /* CONFIG_TQM5200_B */
 #endif	/* CFG_LOWBOOT */
 #define CFG_MAX_FLASH_BANKS	1	/* max num of flash banks
 					   (= chip selects) */

 /* Dynamic MTD partition support */
 #define CONFIG_JFFS2_CMDLINE
 #define MTDIDS_DEFAULT		"nor0=TQM5200-0"
 #if defined(CONFIG_TQM5200_B)
 #define MTDPARTS_DEFAULT	"mtdparts=TQM5200-0:768k(firmware),"	\
 						"1280k(kernel),"	\
 						"2m(initrd),"		\
 						"4m(small-fs),"		\
 						"16m(big-fs),"		\
 						"8m(misc)"
 #else
 #define MTDPARTS_DEFAULT	"mtdparts=TQM5200-0:640k(firmware),"	\
 						"1408k(kernel),"	\
 						"2m(initrd),"		\
 						"4m(small-fs),"		\
 						"16m(big-fs),"		\
 						"8m(misc)"
 #endif /* CONFIG_TQM5200_B */

 /*
  * Environment settings
  */
 #define CFG_ENV_IS_IN_FLASH	1
 #define CFG_ENV_SIZE		0x10000
 #if defined(CONFIG_TQM5200_B)
 #define CFG_ENV_SECT_SIZE	0x40000
 #else
 #define CFG_ENV_SECT_SIZE	0x20000
 #define CFG_ENV_ADDR_REDUND	(CFG_ENV_ADDR + CFG_ENV_SECT_SIZE)
 #define CFG_ENV_SIZE_REDUND	(CFG_ENV_SIZE)
 #endif /* CONFIG_TQM5200_B */

 /*
  * Memory map
  */
 #define CFG_MBAR		0xF0000000
 #define CFG_SDRAM_BASE		0x00000000
 #define CFG_DEFAULT_MBAR	0x80000000

 /* Use ON-Chip SRAM until RAM will be available */
 #define CFG_INIT_RAM_ADDR	MPC5XXX_SRAM
 #ifdef CONFIG_POST
 /* preserve space for the post_word at end of on-chip SRAM */
 #define CFG_INIT_RAM_END	MPC5XXX_SRAM_POST_SIZE
 #else
 #define CFG_INIT_RAM_END	MPC5XXX_SRAM_SIZE
 #endif


 #define CFG_GBL_DATA_SIZE	128	/* size in bytes reserved for initial data */
 #define CFG_GBL_DATA_OFFSET	(CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
 #define CFG_INIT_SP_OFFSET	CFG_GBL_DATA_OFFSET

 #define CFG_MONITOR_BASE	TEXT_BASE
 #if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
 #   define CFG_RAMBOOT		1
 #endif

 #if defined(CONFIG_TQM5200_B)
 #define CFG_MONITOR_LEN		(512 << 10)	/* Reserve 512 kB for Monitor	*/
 #else
 #define CFG_MONITOR_LEN		(384 << 10)	/* Reserve 384 kB for Monitor	*/
 #endif /* CONFIG_TQM5200_B */
 #define CFG_MALLOC_LEN		(1024 << 10)	/* Reserve 1024 kB for malloc()	*/
 #define CFG_BOOTMAPSZ		(8 << 20)	/* Initial Memory map for Linux */

 /*
  * Ethernet configuration
  */
 #define CONFIG_MPC5xxx_FEC	1
 /*
  * Define CONFIG_FEC_10MBIT to force FEC at 10Mb
  */
 /* #define CONFIG_FEC_10MBIT 1 */
 #define CONFIG_PHY_ADDR		0x00

 /*
  * GPIO configuration
  *
  * use pin gpio_wkup_6 as second SDRAM chip select (mem_cs1):
  *	Bit 0 (mask: 0x80000000): 1
  * use ALT CAN position: Bits 2-3 (mask: 0x30000000):
  *	00 -> No Alternatives, CAN1/2 on PSC2 according to PSC2 setting.
  *	01 -> CAN1 on I2C1, CAN2 on Tmr0/1.
  *	      Use for REV200 STK52XX boards. Do not use with REV100 modules
  *	      (because, there I2C1 is used as I2C bus)
  * use PSC1 as UART: Bits 28-31 (mask: 0x00000007): 0100
  * use PSC2 as CAN: Bits 25:27 (mask: 0x00000030)
  *	000 -> All PSC2 pins are GIOPs
  *	001 -> CAN1/2 on PSC2 pins
  *	       Use for REV100 STK52xx boards
  * use PSC3: Bits 20:23 (mask: 0x00000300):
  *      0001 -> USB2
  *      0000 -> GPIO
  * use PSC6:
  *   on STK52xx:
  *	use as UART. Pins PSC6_0 to PSC6_3 are used.
  *	Bits 9:11 (mask: 0x00700000):
  *	   101 -> PSC6 : Extended POST test is not available
  *   on MINI-FAP and TQM5200_IB:
  *	use PSC6_0 to PSC6_3 as GPIO: Bits 9:11 (mask: 0x00700000):
  *	   000 -> PSC6 could not be used as UART, CODEC or IrDA
  *   GPIO on PSC6_3 is used in post_hotkeys_pressed() to enable extended POST
  *   tests.
  */
 #define CFG_GPS_PORT_CONFIG	0x81500114

 /*
  * RTC configuration
  */
 #define CONFIG_RTC_M41T11	1
 #define CFG_I2C_RTC_ADDR	0x68
 #define CFG_M41T11_BASE_YEAR	1900    /* because Linux uses the same base
 					   year */

 /*
  * Miscellaneous configurable options
  */
 #define CFG_LONGHELP			/* undef to save memory	    */
 #define CFG_PROMPT		"=> "	/* Monitor Command Prompt   */
 #define CONFIG_CMDLINE_EDITING	1	/* add command line history */
 #if defined(CONFIG_CMD_KGDB)
 #define CFG_CBSIZE		1024	/* Console I/O Buffer Size  */
 #else
 #define CFG_CBSIZE		256	/* Console I/O Buffer Size  */
 #endif
 #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
 #define CFG_MAXARGS		16	/* max number of command args	*/
 #define CFG_BARGSIZE		CFG_CBSIZE	/* Boot Argument Buffer Size	*/

 #define CFG_CACHELINE_SIZE	32	/* For MPC5xxx CPUs */
 #if defined(CONFIG_CMD_KGDB)
 #  define CFG_CACHELINE_SHIFT	5	/* log base 2 of the above value */
 #endif

 /* Enable an alternate, more extensive memory test */
 #define CFG_ALT_MEMTEST

 #define CFG_MEMTEST_START	0x00100000	/* memtest works on */
 #define CFG_MEMTEST_END		0x00f00000	/* 1 ... 15 MB in DRAM	*/

 #define CFG_LOAD_ADDR		0x100000	/* default load address */

 #define CFG_HZ			1000	/* decrementer freq: 1 ms ticks */

 /*
  * Enable loopw command.
  */
 #define CONFIG_LOOPW

 /*
  * Various low-level settings
  */
 #if defined(CONFIG_MPC5200)
 #define CFG_HID0_INIT		HID0_ICE | HID0_ICFI
 #define CFG_HID0_FINAL		HID0_ICE
 #else
 #define CFG_HID0_INIT		0
 #define CFG_HID0_FINAL		0
 #endif

 #define CFG_BOOTCS_START	CFG_FLASH_BASE
 #define CFG_BOOTCS_SIZE		CFG_FLASH_SIZE
 #ifdef CFG_PCICLK_EQUALS_IPBCLK_DIV2
 #define CFG_BOOTCS_CFG		0x0008DF30 /* for pci_clk  = 66 MHz */
 #else
 #define CFG_BOOTCS_CFG		0x0004DF30 /* for pci_clk = 33 MHz */
 #endif
 #define CFG_CS0_START		CFG_FLASH_BASE
 #define CFG_CS0_SIZE		CFG_FLASH_SIZE

 #define CONFIG_LAST_STAGE_INIT

 /*
  * SRAM - Do not map below 2 GB in address space, because this area is used
  * for SDRAM autosizing.
  */
 #define CFG_CS2_START		0xE5000000
 #define CFG_CS2_SIZE		0x100000	/* 1 MByte */
 #define CFG_CS2_CFG		0x0004D930

 /*
  * Grafic controller - Do not map below 2 GB in address space, because this
  * area is used for SDRAM autosizing.
  */
 #define SM501_FB_BASE		0xE0000000
 #define CFG_CS1_START		(SM501_FB_BASE)
 #define CFG_CS1_SIZE		0x4000000	/* 64 MByte */
 #define CFG_CS1_CFG		0x8F48FF70
 #define SM501_MMIO_BASE		CFG_CS1_START + 0x03E00000

 #define CFG_CS_BURST		0x00000000
 #define CFG_CS_DEADCYCLE	0x33333311	/* 1 dead cycle for flash and SM501 */

 #define CFG_RESET_ADDRESS	0xff000000

 /*-----------------------------------------------------------------------
  * USB stuff
  *-----------------------------------------------------------------------
  */
 #define CONFIG_USB_CLOCK	0x0001BBBB
 #define CONFIG_USB_CONFIG	0x00001000

 /*-----------------------------------------------------------------------
  * IDE/ATA stuff Supports IDE harddisk
  *-----------------------------------------------------------------------
  */

 #undef	CONFIG_IDE_8xx_PCCARD		/* Use IDE with PC Card Adapter */

 #undef	CONFIG_IDE_8xx_DIRECT		/* Direct IDE	 not supported	*/
 #undef	CONFIG_IDE_LED			/* LED	 for ide not supported	*/

 #define CONFIG_IDE_RESET		/* reset for ide supported	*/
 #define CONFIG_IDE_PREINIT

 #define CFG_IDE_MAXBUS		1	/* max. 1 IDE bus		*/
 #define CFG_IDE_MAXDEVICE	2	/* max. 2 drives per IDE bus	*/

 #define CFG_ATA_IDE0_OFFSET	0x0000

 #define CFG_ATA_BASE_ADDR	MPC5XXX_ATA

 /* Offset for data I/O			*/
 #define CFG_ATA_DATA_OFFSET	(0x0060)

 /* Offset for normal register accesses	*/
 #define CFG_ATA_REG_OFFSET	(CFG_ATA_DATA_OFFSET)

 /* Offset for alternate registers	*/
 #define CFG_ATA_ALT_OFFSET	(0x005C)

 /* Interval between registers						     */
 #define CFG_ATA_STRIDE		4

 #endif /* __CONFIG_H */
	/*
	* (C) Copyright 2003-2006
	* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
	*
	* (C) Copyright 2004-2006
	* Martin Krause, TQ-Systems GmbH, martin.krause@tqs.de
	*
	* See file CREDITS for list of people who contributed to this
	* project.
	*
	* This program is free software; you can redistribute it and/or
	* modify it under the terms of the GNU General Public License as
	* published by the Free Software Foundation; either version 2 of
	* the License, or (at your option) any later version.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	* MA 02111-1307 USA
	*/

	#ifndef __CONFIG_H
	#define __CONFIG_H

	/*
	* High Level Configuration Options
	* (easy to change)
	*/

	#define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
	#define CONFIG_MPC5200 1 /* (more precisely an MPC5200 CPU) */
	#define CONFIG_TQM5200 1 /* ... on TQM5200 module */
	#define CONFIG_TB5200 1 /* ... on a TB5200 base board */

	#define CFG_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */

	#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
	#define BOOTFLAG_WARM 0x02 /* Software reboot */

	/*
	* Serial console configuration
	*/
	#define CONFIG_PSC_CONSOLE 1 /* default console is on PSC1 */
	#define CONFIG_SERIAL_MULTI 1 /* support multiple consoles */
	#define CONFIG_PSC_CONSOLE2 6 /* second console is on PSC6 */
	#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
	#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }

	/*
	* Video console
	*/
	#if 1
	#define CONFIG_VIDEO
	#define CONFIG_VIDEO_SM501
	#define CONFIG_VIDEO_SM501_32BPP
	#define CONFIG_CFB_CONSOLE
	#define CONFIG_VIDEO_LOGO
	#define CONFIG_VGA_AS_SINGLE_DEVICE
	#define CONFIG_CONSOLE_EXTRA_INFO
	#define CONFIG_VIDEO_SW_CURSOR
	#define CONFIG_SPLASH_SCREEN
	#define CFG_CONSOLE_IS_IN_ENV
	#endif

	/* Partitions */
	#define CONFIG_MAC_PARTITION
	#define CONFIG_DOS_PARTITION
	#define CONFIG_ISO_PARTITION

	/* USB */
	#define CONFIG_USB_OHCI
	#define CONFIG_USB_STORAGE

	/* POST support */
	#define CONFIG_POST (CFG_POST_MEMORY \| \
	CFG_POST_CPU \| \
	CFG_POST_I2C)

	#ifdef CONFIG_POST
	/* preserve space for the post_word at end of on-chip SRAM */
	#define MPC5XXX_SRAM_POST_SIZE MPC5XXX_SRAM_SIZE-4
	#endif


	/*
	* BOOTP options
	*/
	#define CONFIG_BOOTP_BOOTFILESIZE
	#define CONFIG_BOOTP_BOOTPATH
	#define CONFIG_BOOTP_GATEWAY
	#define CONFIG_BOOTP_HOSTNAME


	/*
	* Command line configuration.
	*/
	#include <config_cmd_default.h>

	#define CONFIG_CMD_ASKENV
	#define CONFIG_CMD_DATE
	#define CONFIG_CMD_DHCP
	#define CONFIG_CMD_ECHO
	#define CONFIG_CMD_EEPROM
	#define CONFIG_CMD_EXT2
	#define CONFIG_CMD_FAT
	#define CONFIG_CMD_I2C
	#define CONFIG_CMD_IDE
	#define CONFIG_CMD_JFFS2
	#define CONFIG_CMD_MII
	#define CONFIG_CMD_NFS
	#define CONFIG_CMD_PING
	#define CONFIG_CMD_REGINFO
	#define CONFIG_CMD_SNTP
	#define CONFIG_CMD_BSP
	#define CONFIG_CMD_USB

	#ifdef CONFIG_VIDEO
	#define CONFIG_CMD_BMP
	#endif

	#ifdef CONFIG_POST
	#define CONFIG__CMD_DIAG
	#endif


	#define CONFIG_TIMESTAMP /* display image timestamps */

	#if (TEXT_BASE == 0xFC000000) /* Boot low */
	# define CFG_LOWBOOT 1
	#endif

	/*
	* Autobooting
	*/
	#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */

	#define CONFIG_PREBOOT "echo;" \
	"echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
	"echo"

	#undef CONFIG_BOOTARGS

	#if defined(CONFIG_TQM5200_B)
	#define CONFIG_EXTRA_ENV_SETTINGS \
	"netdev=eth0\0" \
	"rootpath=/opt/eldk/ppc_6xx\0" \
	"ramargs=setenv bootargs root=/dev/ram rw\0" \
	"nfsargs=setenv bootargs root=/dev/nfs rw " \
	"nfsroot=${serverip}:${rootpath}\0" \
	"addip=setenv bootargs ${bootargs} " \
	"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
	":${hostname}:${netdev}:off panic=1\0" \
	"flash_self=run ramargs addip;" \
	"bootm ${kernel_addr} ${ramdisk_addr}\0" \
	"flash_nfs=run nfsargs addip;" \
	"bootm ${kernel_addr}\0" \
	"net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
	"bootfile=/tftpboot/tqm5200/uImage\0" \
	"load=tftp 200000 ${u-boot}\0" \
	"u-boot=/tftpboot/tqm5200/u-boot.bin\0" \
	"update=protect off FC000000 FC07FFFF;" \
	"erase FC000000 FC07FFFF;" \
	"cp.b 200000 FC000000 ${filesize};" \
	"protect on FC000000 FC07FFFF\0" \
	""
	#else
	#define CONFIG_EXTRA_ENV_SETTINGS \
	"netdev=eth0\0" \
	"rootpath=/opt/eldk/ppc_6xx\0" \
	"ramargs=setenv bootargs root=/dev/ram rw\0" \
	"nfsargs=setenv bootargs root=/dev/nfs rw " \
	"nfsroot=${serverip}:${rootpath}\0" \
	"addip=setenv bootargs ${bootargs} " \
	"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
	":${hostname}:${netdev}:off panic=1\0" \
	"flash_self=run ramargs addip;" \
	"bootm ${kernel_addr} ${ramdisk_addr}\0" \
	"flash_nfs=run nfsargs addip;" \
	"bootm ${kernel_addr}\0" \
	"net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
	"bootfile=/tftpboot/tqm5200/uImage\0" \
	"load=tftp 200000 $(u-boot)\0" \
	"u-boot=/tftpboot/tqm5200/u-boot.bin\0" \
	"update=protect off FC000000 FC05FFFF;" \
	"erase FC000000 FC05FFFF;" \
	"cp.b 200000 FC000000 ${filesize};" \
	"protect on FC000000 FC05FFFF\0" \
	""
	#endif /* CONFIG_TQM5200_B */

	#define CONFIG_BOOTCOMMAND "run net_nfs"

	/*
	* IPB Bus clocking configuration.
	*/
	#define CFG_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */

	#if defined(CFG_IPBCLK_EQUALS_XLBCLK)
	/*
	* PCI Bus clocking configuration
	*
	* Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
	* CFG_IPBCLK_EQUALS_XLBCLK is defined. This is because a PCI Clock
	* of 66 MHz yet hasn't been tested with a IPB Bus Clock of 66 MHz.
	*/
	#define CFG_PCICLK_EQUALS_IPBCLK_DIV2 /* define for 66MHz speed */
	#endif

	/*
	* I2C configuration
	*/
	#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
	#define CFG_I2C_MODULE 2 /* Select I2C module #2 */

	/*
	* I2C clock frequency
	*
	* Please notice, that the resulting clock frequency could differ from the
	* configured value. This is because the I2C clock is derived from system
	* clock over a frequency divider with only a few divider values. U-boot
	* calculates the best approximation for CFG_I2C_SPEED. However the calculated
	* approximation allways lies below the configured value, never above.
	*/
	#define CFG_I2C_SPEED 100000 /* 100 kHz */
	#define CFG_I2C_SLAVE 0x7F

	/*
	* EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work
	* also). For other EEPROMs configuration should be verified. On Mini-FAP the
	* EEPROM (24C64) is on the same I2C address (but on other I2C bus), so the
	* same configuration could be used.
	*/
	#define CFG_I2C_EEPROM_ADDR 0x50 /* 1010000x */
	#define CFG_I2C_EEPROM_ADDR_LEN 2
	#define CFG_EEPROM_PAGE_WRITE_BITS 5 /* =32 Bytes per write */
	#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 20

	/* List of I2C addresses to be verified by POST */
	#undef I2C_ADDR_LIST
	#define I2C_ADDR_LIST { CFG_I2C_EEPROM_ADDR, \
	CFG_I2C_RTC_ADDR, \
	CFG_I2C_SLAVE }

	/*
	* Flash configuration
	*/
	#define CFG_FLASH_BASE TEXT_BASE /* 0xFC000000 */

	/* use CFI flash driver */
	#define CFG_FLASH_CFI 1 /* Flash is CFI conformant */
	#define CFG_FLASH_CFI_DRIVER 1 /* Use the common driver */
	#define CFG_FLASH_BANKS_LIST { CFG_BOOTCS_START }
	#define CFG_FLASH_EMPTY_INFO
	#define CFG_FLASH_SIZE 0x04000000 /* 64 MByte */
	#define CFG_MAX_FLASH_SECT 512 /* max num of sects on one chip */
	#define CFG_FLASH_USE_BUFFER_WRITE 1

	#if !defined(CFG_LOWBOOT)
	#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x00760000 + 0x00800000)
	#else /* CFG_LOWBOOT */
	#if defined(CONFIG_TQM5200_B)
	#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x00080000)
	#else
	#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x00060000)
	#endif /* CONFIG_TQM5200_B */
	#endif /* CFG_LOWBOOT */
	#define CFG_MAX_FLASH_BANKS 1 /* max num of flash banks
	(= chip selects) */

	/* Dynamic MTD partition support */
	#define CONFIG_JFFS2_CMDLINE
	#define MTDIDS_DEFAULT "nor0=TQM5200-0"
	#if defined(CONFIG_TQM5200_B)
	#define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:768k(firmware)," \
	"1280k(kernel)," \
	"2m(initrd)," \
	"4m(small-fs)," \
	"16m(big-fs)," \
	"8m(misc)"
	#else
	#define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:640k(firmware)," \
	"1408k(kernel)," \
	"2m(initrd)," \
	"4m(small-fs)," \
	"16m(big-fs)," \
	"8m(misc)"
	#endif /* CONFIG_TQM5200_B */

	/*
	* Environment settings
	*/
	#define CFG_ENV_IS_IN_FLASH 1
	#define CFG_ENV_SIZE 0x10000
	#if defined(CONFIG_TQM5200_B)
	#define CFG_ENV_SECT_SIZE 0x40000
	#else
	#define CFG_ENV_SECT_SIZE 0x20000
	#define CFG_ENV_ADDR_REDUND (CFG_ENV_ADDR + CFG_ENV_SECT_SIZE)
	#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
	#endif /* CONFIG_TQM5200_B */

	/*
	* Memory map
	*/
	#define CFG_MBAR 0xF0000000
	#define CFG_SDRAM_BASE 0x00000000
	#define CFG_DEFAULT_MBAR 0x80000000

	/* Use ON-Chip SRAM until RAM will be available */
	#define CFG_INIT_RAM_ADDR MPC5XXX_SRAM
	#ifdef CONFIG_POST
	/* preserve space for the post_word at end of on-chip SRAM */
	#define CFG_INIT_RAM_END MPC5XXX_SRAM_POST_SIZE
	#else
	#define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE
	#endif


	#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
	#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
	#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET

	#define CFG_MONITOR_BASE TEXT_BASE
	#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
	# define CFG_RAMBOOT 1
	#endif

	#if defined(CONFIG_TQM5200_B)
	#define CFG_MONITOR_LEN (512 << 10) /* Reserve 512 kB for Monitor */
	#else
	#define CFG_MONITOR_LEN (384 << 10) /* Reserve 384 kB for Monitor */
	#endif /* CONFIG_TQM5200_B */
	#define CFG_MALLOC_LEN (1024 << 10) /* Reserve 1024 kB for malloc() */
	#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */

	/*
	* Ethernet configuration
	*/
	#define CONFIG_MPC5xxx_FEC 1
	/*
	* Define CONFIG_FEC_10MBIT to force FEC at 10Mb
	*/
	/* #define CONFIG_FEC_10MBIT 1 */
	#define CONFIG_PHY_ADDR 0x00

	/*
	* GPIO configuration
	*
	* use pin gpio_wkup_6 as second SDRAM chip select (mem_cs1):
	* Bit 0 (mask: 0x80000000): 1
	* use ALT CAN position: Bits 2-3 (mask: 0x30000000):
	* 00 -> No Alternatives, CAN1/2 on PSC2 according to PSC2 setting.
	* 01 -> CAN1 on I2C1, CAN2 on Tmr0/1.
	* Use for REV200 STK52XX boards. Do not use with REV100 modules
	* (because, there I2C1 is used as I2C bus)
	* use PSC1 as UART: Bits 28-31 (mask: 0x00000007): 0100
	* use PSC2 as CAN: Bits 25:27 (mask: 0x00000030)
	* 000 -> All PSC2 pins are GIOPs
	* 001 -> CAN1/2 on PSC2 pins
	* Use for REV100 STK52xx boards
	* use PSC3: Bits 20:23 (mask: 0x00000300):
	* 0001 -> USB2
	* 0000 -> GPIO
	* use PSC6:
	* on STK52xx:
	* use as UART. Pins PSC6_0 to PSC6_3 are used.
	* Bits 9:11 (mask: 0x00700000):
	* 101 -> PSC6 : Extended POST test is not available
	* on MINI-FAP and TQM5200_IB:
	* use PSC6_0 to PSC6_3 as GPIO: Bits 9:11 (mask: 0x00700000):
	* 000 -> PSC6 could not be used as UART, CODEC or IrDA
	* GPIO on PSC6_3 is used in post_hotkeys_pressed() to enable extended POST
	* tests.
	*/
	#define CFG_GPS_PORT_CONFIG 0x81500114

	/*
	* RTC configuration
	*/
	#define CONFIG_RTC_M41T11 1
	#define CFG_I2C_RTC_ADDR 0x68
	#define CFG_M41T11_BASE_YEAR 1900 /* because Linux uses the same base
	year */

	/*
	* Miscellaneous configurable options
	*/
	#define CFG_LONGHELP /* undef to save memory */
	#define CFG_PROMPT "=> " /* Monitor Command Prompt */
	#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
	#if defined(CONFIG_CMD_KGDB)
	#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
	#else
	#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
	#endif
	#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
	#define CFG_MAXARGS 16 /* max number of command args */
	#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */

	#define CFG_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
	#if defined(CONFIG_CMD_KGDB)
	# define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
	#endif

	/* Enable an alternate, more extensive memory test */
	#define CFG_ALT_MEMTEST

	#define CFG_MEMTEST_START 0x00100000 /* memtest works on */
	#define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */

	#define CFG_LOAD_ADDR 0x100000 /* default load address */

	#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */

	/*
	* Enable loopw command.
	*/
	#define CONFIG_LOOPW

	/*
	* Various low-level settings
	*/
	#if defined(CONFIG_MPC5200)
	#define CFG_HID0_INIT HID0_ICE \| HID0_ICFI
	#define CFG_HID0_FINAL HID0_ICE
	#else
	#define CFG_HID0_INIT 0
	#define CFG_HID0_FINAL 0
	#endif

	#define CFG_BOOTCS_START CFG_FLASH_BASE
	#define CFG_BOOTCS_SIZE CFG_FLASH_SIZE
	#ifdef CFG_PCICLK_EQUALS_IPBCLK_DIV2
	#define CFG_BOOTCS_CFG 0x0008DF30 /* for pci_clk = 66 MHz */
	#else
	#define CFG_BOOTCS_CFG 0x0004DF30 /* for pci_clk = 33 MHz */
	#endif
	#define CFG_CS0_START CFG_FLASH_BASE
	#define CFG_CS0_SIZE CFG_FLASH_SIZE

	#define CONFIG_LAST_STAGE_INIT

	/*
	* SRAM - Do not map below 2 GB in address space, because this area is used
	* for SDRAM autosizing.
	*/
	#define CFG_CS2_START 0xE5000000
	#define CFG_CS2_SIZE 0x100000 /* 1 MByte */
	#define CFG_CS2_CFG 0x0004D930

	/*
	* Grafic controller - Do not map below 2 GB in address space, because this
	* area is used for SDRAM autosizing.
	*/
	#define SM501_FB_BASE 0xE0000000
	#define CFG_CS1_START (SM501_FB_BASE)
	#define CFG_CS1_SIZE 0x4000000 /* 64 MByte */
	#define CFG_CS1_CFG 0x8F48FF70
	#define SM501_MMIO_BASE CFG_CS1_START + 0x03E00000

	#define CFG_CS_BURST 0x00000000
	#define CFG_CS_DEADCYCLE 0x33333311 /* 1 dead cycle for flash and SM501 */

	#define CFG_RESET_ADDRESS 0xff000000

	/*-----------------------------------------------------------------------
	* USB stuff
	*-----------------------------------------------------------------------
	*/
	#define CONFIG_USB_CLOCK 0x0001BBBB
	#define CONFIG_USB_CONFIG 0x00001000

	/*-----------------------------------------------------------------------
	* IDE/ATA stuff Supports IDE harddisk
	*-----------------------------------------------------------------------
	*/

	#undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */

	#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
	#undef CONFIG_IDE_LED /* LED for ide not supported */

	#define CONFIG_IDE_RESET /* reset for ide supported */
	#define CONFIG_IDE_PREINIT

	#define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */
	#define CFG_IDE_MAXDEVICE 2 /* max. 2 drives per IDE bus */

	#define CFG_ATA_IDE0_OFFSET 0x0000

	#define CFG_ATA_BASE_ADDR MPC5XXX_ATA

	/* Offset for data I/O */
	#define CFG_ATA_DATA_OFFSET (0x0060)

	/* Offset for normal register accesses */
	#define CFG_ATA_REG_OFFSET (CFG_ATA_DATA_OFFSET)

	/* Offset for alternate registers */
	#define CFG_ATA_ALT_OFFSET (0x005C)

	/* Interval between registers */
	#define CFG_ATA_STRIDE 4

	#endif /* __CONFIG_H */