blob: e24c759e4992166203b4fb5cc6df91f4326435e0 [file] [log] [blame]
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (C) 2022 MediaTek Inc. All rights reserved.
*
* Author: Sam Shih <sam.shih@mediatek.com>
*/
#ifndef _DT_BINDINGS_CLK_MT7981_H
#define _DT_BINDINGS_CLK_MT7981_H
/* INFRACFG */
#define CK_INFRA_CK_F26M 0
#define CK_INFRA_UART 1
#define CK_INFRA_ISPI0 2
#define CK_INFRA_I2C 3
#define CK_INFRA_ISPI1 4
#define CK_INFRA_PWM 5
#define CK_INFRA_66M_MCK 6
#define CK_INFRA_CK_F32K 7
#define CK_INFRA_PCIE_CK 8
#define CK_INFRA_PWM_BCK 9
#define CK_INFRA_PWM_CK1 10
#define CK_INFRA_PWM_CK2 11
#define CK_INFRA_133M_HCK 12
#define CK_INFRA_66M_PHCK 13
#define CK_INFRA_FAUD_L_CK 14
#define CK_INFRA_FAUD_AUD_CK 15
#define CK_INFRA_FAUD_EG2_CK 16
#define CK_INFRA_I2CS_CK 17
#define CK_INFRA_MUX_UART0 18
#define CK_INFRA_MUX_UART1 19
#define CK_INFRA_MUX_UART2 20
#define CK_INFRA_NFI_CK 21
#define CK_INFRA_SPINFI_CK 22
#define CK_INFRA_MUX_SPI0 23
#define CK_INFRA_MUX_SPI1 24
#define CK_INFRA_MUX_SPI2 25
#define CK_INFRA_RTC_32K 26
#define CK_INFRA_FMSDC_CK 27
#define CK_INFRA_FMSDC_HCK_CK 28
#define CK_INFRA_PERI_133M 29
#define CK_INFRA_133M_PHCK 30
#define CK_INFRA_USB_SYS_CK 31
#define CK_INFRA_USB_CK 32
#define CK_INFRA_USB_XHCI_CK 33
#define CK_INFRA_PCIE_GFMUX_TL_O_PRE 34
#define CK_INFRA_F26M_CK0 35
#define CK_INFRA_133M_MCK 36
#define CLK_INFRA_NR_CLK 37
/* TOPCKGEN */
#define CK_TOP_CB_CKSQ_40M 0
#define CK_TOP_CB_M_416M 1
#define CK_TOP_CB_M_D2 2
#define CK_TOP_CB_M_D3 3
#define CK_TOP_M_D3_D2 4
#define CK_TOP_CB_M_D4 5
#define CK_TOP_CB_M_D8 6
#define CK_TOP_M_D8_D2 7
#define CK_TOP_CB_MM_720M 8
#define CK_TOP_CB_MM_D2 9
#define CK_TOP_CB_MM_D3 10
#define CK_TOP_CB_MM_D3_D5 11
#define CK_TOP_CB_MM_D4 12
#define CK_TOP_CB_MM_D6 13
#define CK_TOP_MM_D6_D2 14
#define CK_TOP_CB_MM_D8 15
#define CK_TOP_CB_APLL2_196M 16
#define CK_TOP_APLL2_D2 17
#define CK_TOP_APLL2_D4 18
#define CK_TOP_NET1_2500M 19
#define CK_TOP_CB_NET1_D4 20
#define CK_TOP_CB_NET1_D5 21
#define CK_TOP_NET1_D5_D2 22
#define CK_TOP_NET1_D5_D4 23
#define CK_TOP_CB_NET1_D8 24
#define CK_TOP_NET1_D8_D2 25
#define CK_TOP_NET1_D8_D4 26
#define CK_TOP_CB_NET2_800M 27
#define CK_TOP_CB_NET2_D2 28
#define CK_TOP_CB_NET2_D4 29
#define CK_TOP_NET2_D4_D2 30
#define CK_TOP_NET2_D4_D4 31
#define CK_TOP_CB_NET2_D6 32
#define CK_TOP_CB_WEDMCU_208M 33
#define CK_TOP_CB_SGM_325M 34
#define CK_TOP_CKSQ_40M_D2 35
#define CK_TOP_CB_RTC_32K 36
#define CK_TOP_CB_RTC_32P7K 37
#define CK_TOP_USB_TX250M 38
#define CK_TOP_FAUD 39
#define CK_TOP_NFI1X 40
#define CK_TOP_USB_EQ_RX250M 41
#define CK_TOP_USB_CDR_CK 42
#define CK_TOP_USB_LN0_CK 43
#define CK_TOP_SPINFI_BCK 44
#define CK_TOP_SPI 45
#define CK_TOP_SPIM_MST 46
#define CK_TOP_UART_BCK 47
#define CK_TOP_PWM_BCK 48
#define CK_TOP_I2C_BCK 49
#define CK_TOP_PEXTP_TL 50
#define CK_TOP_EMMC_208M 51
#define CK_TOP_EMMC_400M 52
#define CK_TOP_DRAMC_REF 53
#define CK_TOP_DRAMC_MD32 54
#define CK_TOP_SYSAXI 55
#define CK_TOP_SYSAPB 56
#define CK_TOP_ARM_DB_MAIN 57
#define CK_TOP_AP2CNN_HOST 58
#define CK_TOP_NETSYS 59
#define CK_TOP_NETSYS_500M 60
#define CK_TOP_NETSYS_WED_MCU 61
#define CK_TOP_NETSYS_2X 62
#define CK_TOP_SGM_325M 63
#define CK_TOP_SGM_REG 64
#define CK_TOP_F26M 65
#define CK_TOP_EIP97B 66
#define CK_TOP_USB3_PHY 67
#define CK_TOP_AUD 68
#define CK_TOP_A1SYS 69
#define CK_TOP_AUD_L 70
#define CK_TOP_A_TUNER 71
#define CK_TOP_U2U3_REF 72
#define CK_TOP_U2U3_SYS 73
#define CK_TOP_U2U3_XHCI 74
#define CK_TOP_USB_FRMCNT 75
#define CK_TOP_NFI1X_SEL 76
#define CK_TOP_SPINFI_SEL 77
#define CK_TOP_SPI_SEL 78
#define CK_TOP_SPIM_MST_SEL 79
#define CK_TOP_UART_SEL 80
#define CK_TOP_PWM_SEL 81
#define CK_TOP_I2C_SEL 82
#define CK_TOP_PEXTP_TL_SEL 83
#define CK_TOP_EMMC_208M_SEL 84
#define CK_TOP_EMMC_400M_SEL 85
#define CK_TOP_F26M_SEL 86
#define CK_TOP_DRAMC_SEL 87
#define CK_TOP_DRAMC_MD32_SEL 88
#define CK_TOP_SYSAXI_SEL 89
#define CK_TOP_SYSAPB_SEL 90
#define CK_TOP_ARM_DB_MAIN_SEL 91
#define CK_TOP_AP2CNN_HOST_SEL 92
#define CK_TOP_NETSYS_SEL 93
#define CK_TOP_NETSYS_500M_SEL 94
#define CK_TOP_NETSYS_MCU_SEL 95
#define CK_TOP_NETSYS_2X_SEL 96
#define CK_TOP_SGM_325M_SEL 97
#define CK_TOP_SGM_REG_SEL 98
#define CK_TOP_EIP97B_SEL 99
#define CK_TOP_USB3_PHY_SEL 100
#define CK_TOP_AUD_SEL 101
#define CK_TOP_A1SYS_SEL 102
#define CK_TOP_AUD_L_SEL 103
#define CK_TOP_A_TUNER_SEL 104
#define CK_TOP_U2U3_SEL 105
#define CK_TOP_U2U3_SYS_SEL 106
#define CK_TOP_U2U3_XHCI_SEL 107
#define CK_TOP_USB_FRMCNT_SEL 108
#define CLK_TOP_NR_CLK 109
/*
* INFRACFG_AO
* clock muxes need to be append to infracfg domain, and clock gates
* need to be keep in infracgh_ao domain
*/
#define INFRACFG_AO_OFFSET 10
#define CK_INFRA_UART0_SEL (0 + CLK_INFRA_NR_CLK)
#define CK_INFRA_UART1_SEL (1 + CLK_INFRA_NR_CLK)
#define CK_INFRA_UART2_SEL (2 + CLK_INFRA_NR_CLK)
#define CK_INFRA_SPI0_SEL (3 + CLK_INFRA_NR_CLK)
#define CK_INFRA_SPI1_SEL (4 + CLK_INFRA_NR_CLK)
#define CK_INFRA_SPI2_SEL (5 + CLK_INFRA_NR_CLK)
#define CK_INFRA_PWM1_SEL (6 + CLK_INFRA_NR_CLK)
#define CK_INFRA_PWM2_SEL (7 + CLK_INFRA_NR_CLK)
#define CK_INFRA_PWM_BSEL (8 + CLK_INFRA_NR_CLK)
#define CK_INFRA_PCIE_SEL (9 + CLK_INFRA_NR_CLK)
#define CK_INFRA_GPT_STA (10 - INFRACFG_AO_OFFSET)
#define CK_INFRA_PWM_HCK (11 - INFRACFG_AO_OFFSET)
#define CK_INFRA_PWM_STA (12 - INFRACFG_AO_OFFSET)
#define CK_INFRA_PWM1_CK (13 - INFRACFG_AO_OFFSET)
#define CK_INFRA_PWM2_CK (14 - INFRACFG_AO_OFFSET)
#define CK_INFRA_CQ_DMA_CK (15 - INFRACFG_AO_OFFSET)
#define CK_INFRA_AUD_BUS_CK (16 - INFRACFG_AO_OFFSET)
#define CK_INFRA_AUD_26M_CK (17 - INFRACFG_AO_OFFSET)
#define CK_INFRA_AUD_L_CK (18 - INFRACFG_AO_OFFSET)
#define CK_INFRA_AUD_AUD_CK (19 - INFRACFG_AO_OFFSET)
#define CK_INFRA_AUD_EG2_CK (20 - INFRACFG_AO_OFFSET)
#define CK_INFRA_DRAMC_26M_CK (21 - INFRACFG_AO_OFFSET)
#define CK_INFRA_DBG_CK (22 - INFRACFG_AO_OFFSET)
#define CK_INFRA_AP_DMA_CK (23 - INFRACFG_AO_OFFSET)
#define CK_INFRA_SEJ_CK (24 - INFRACFG_AO_OFFSET)
#define CK_INFRA_SEJ_13M_CK (25 - INFRACFG_AO_OFFSET)
#define CK_INFRA_THERM_CK (26 - INFRACFG_AO_OFFSET)
#define CK_INFRA_I2CO_CK (27 - INFRACFG_AO_OFFSET)
#define CK_INFRA_UART0_CK (28 - INFRACFG_AO_OFFSET)
#define CK_INFRA_UART1_CK (29 - INFRACFG_AO_OFFSET)
#define CK_INFRA_UART2_CK (30 - INFRACFG_AO_OFFSET)
#define CK_INFRA_SPI2_CK (31 - INFRACFG_AO_OFFSET)
#define CK_INFRA_SPI2_HCK_CK (32 - INFRACFG_AO_OFFSET)
#define CK_INFRA_NFI1_CK (33 - INFRACFG_AO_OFFSET)
#define CK_INFRA_SPINFI1_CK (34 - INFRACFG_AO_OFFSET)
#define CK_INFRA_NFI_HCK_CK (35 - INFRACFG_AO_OFFSET)
#define CK_INFRA_SPI0_CK (36 - INFRACFG_AO_OFFSET)
#define CK_INFRA_SPI1_CK (37 - INFRACFG_AO_OFFSET)
#define CK_INFRA_SPI0_HCK_CK (38 - INFRACFG_AO_OFFSET)
#define CK_INFRA_SPI1_HCK_CK (39 - INFRACFG_AO_OFFSET)
#define CK_INFRA_FRTC_CK (40 - INFRACFG_AO_OFFSET)
#define CK_INFRA_MSDC_CK (41 - INFRACFG_AO_OFFSET)
#define CK_INFRA_MSDC_HCK_CK (42 - INFRACFG_AO_OFFSET)
#define CK_INFRA_MSDC_133M_CK (43 - INFRACFG_AO_OFFSET)
#define CK_INFRA_MSDC_66M_CK (44 - INFRACFG_AO_OFFSET)
#define CK_INFRA_ADC_26M_CK (45 - INFRACFG_AO_OFFSET)
#define CK_INFRA_ADC_FRC_CK (46 - INFRACFG_AO_OFFSET)
#define CK_INFRA_FBIST2FPC_CK (47 - INFRACFG_AO_OFFSET)
#define CK_INFRA_I2C_MCK_CK (48 - INFRACFG_AO_OFFSET)
#define CK_INFRA_I2C_PCK_CK (49 - INFRACFG_AO_OFFSET)
#define CK_INFRA_IUSB_133_CK (50 - INFRACFG_AO_OFFSET)
#define CK_INFRA_IUSB_66M_CK (51 - INFRACFG_AO_OFFSET)
#define CK_INFRA_IUSB_SYS_CK (52 - INFRACFG_AO_OFFSET)
#define CK_INFRA_IUSB_CK (53 - INFRACFG_AO_OFFSET)
#define CK_INFRA_IPCIE_CK (54 - INFRACFG_AO_OFFSET)
#define CK_INFRA_IPCIER_CK (55 - INFRACFG_AO_OFFSET)
#define CK_INFRA_IPCIEB_CK (56 - INFRACFG_AO_OFFSET)
#define CLK_INFRA_AO_NR_CLK (57 - INFRACFG_AO_OFFSET)
/* APMIXEDSYS */
#define CK_APMIXED_ARMPLL 0
#define CK_APMIXED_NET2PLL 1
#define CK_APMIXED_MMPLL 2
#define CK_APMIXED_SGMPLL 3
#define CK_APMIXED_WEDMCUPLL 4
#define CK_APMIXED_NET1PLL 5
#define CK_APMIXED_MPLL 6
#define CK_APMIXED_APLL2 7
#define CLK_APMIXED_NR_CLK 8
/* SGMIISYS_0 */
#define CK_SGM0_TX_EN 0
#define CK_SGM0_RX_EN 1
#define CK_SGM0_CK0_EN 2
#define CK_SGM0_CDR_CK0_EN 3
#define CLK_SGMII0_NR_CLK 4
/* SGMIISYS_1 */
#define CK_SGM1_TX_EN 0
#define CK_SGM1_RX_EN 1
#define CK_SGM1_CK1_EN 2
#define CK_SGM1_CDR_CK1_EN 3
#define CLK_SGMII1_NR_CLK 4
/* ETHSYS */
#define CK_ETH_FE_EN 0
#define CK_ETH_GP2_EN 1
#define CK_ETH_GP1_EN 2
#define CK_ETH_WOCPU0_EN 3
#define CLK_ETH_NR_CLK 4
#endif /* _DT_BINDINGS_CLK_MT7981_H */