| // SPDX-License-Identifier: GPL-2.0+ |
| /** |
| * (C) Copyright 2014, Cavium Inc. |
| **/ |
| |
| #include <common.h> |
| #include <cpu_func.h> |
| #include <dm.h> |
| #include <init.h> |
| #include <malloc.h> |
| #include <errno.h> |
| #include <net.h> |
| #include <linux/compiler.h> |
| |
| #include <cavium/atf.h> |
| #include <asm/armv8/mmu.h> |
| |
| #if !CONFIG_IS_ENABLED(OF_CONTROL) |
| #include <dm/platform_data/serial_pl01x.h> |
| |
| static const struct pl01x_serial_plat serial0 = { |
| .base = CONFIG_SYS_SERIAL0, |
| .type = TYPE_PL011, |
| .clock = 0, |
| .skip_init = true, |
| }; |
| |
| U_BOOT_DRVINFO(thunderx_serial0) = { |
| .name = "serial_pl01x", |
| .plat = &serial0, |
| }; |
| |
| static const struct pl01x_serial_plat serial1 = { |
| .base = CONFIG_SYS_SERIAL1, |
| .type = TYPE_PL011, |
| .clock = 0, |
| .skip_init = true, |
| }; |
| |
| U_BOOT_DRVINFO(thunderx_serial1) = { |
| .name = "serial_pl01x", |
| .plat = &serial1, |
| }; |
| #endif |
| |
| DECLARE_GLOBAL_DATA_PTR; |
| |
| static struct mm_region thunderx_mem_map[] = { |
| { |
| .virt = 0x000000000000UL, |
| .phys = 0x000000000000UL, |
| .size = 0x40000000000UL, |
| .attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_NON_SHARE, |
| }, { |
| .virt = 0x800000000000UL, |
| .phys = 0x800000000000UL, |
| .size = 0x40000000000UL, |
| .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | |
| PTE_BLOCK_NON_SHARE, |
| }, { |
| .virt = 0x840000000000UL, |
| .phys = 0x840000000000UL, |
| .size = 0x40000000000UL, |
| .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | |
| PTE_BLOCK_NON_SHARE, |
| }, { |
| /* List terminator */ |
| 0, |
| } |
| }; |
| |
| struct mm_region *mem_map = thunderx_mem_map; |
| |
| int board_init(void) |
| { |
| return 0; |
| } |
| |
| int timer_init(void) |
| { |
| return 0; |
| } |
| |
| int dram_init(void) |
| { |
| ssize_t node_count = atf_node_count(); |
| ssize_t dram_size; |
| int node; |
| |
| printf("Initializing\nNodes in system: %zd\n", node_count); |
| |
| gd->ram_size = 0; |
| |
| for (node = 0; node < node_count; node++) { |
| dram_size = atf_dram_size(node); |
| printf("Node %d: %zd MBytes of DRAM\n", node, dram_size >> 20); |
| gd->ram_size += dram_size; |
| } |
| |
| gd->ram_size -= MEM_BASE; |
| |
| *(unsigned long *)CPU_RELEASE_ADDR = 0; |
| |
| puts("DRAM size:"); |
| |
| return 0; |
| } |
| |
| /* |
| * Board specific reset that is system reset. |
| */ |
| void reset_cpu(ulong addr) |
| { |
| } |
| |
| /* |
| * Board specific ethernet initialization routine. |
| */ |
| int board_eth_init(struct bd_info *bis) |
| { |
| int rc = 0; |
| |
| return rc; |
| } |
| |
| #ifdef CONFIG_PCI |
| void pci_init_board(void) |
| { |
| printf("DEBUG: PCI Init TODO *****\n"); |
| } |
| #endif |