arch/arm/dts/versal-mini-emmc1.dts

// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Xilinx Versal Mini eMMC1 Configuration
 *
 * (C) Copyright 2018-2019, Xilinx, Inc.
 *
 * Siva Durga Prasad <siva.durga.paladugu@xilinx.com>
 * Michal Simek <michal.simek@xilinx.com>
 */

/dts-v1/;

/ {
	compatible = "xlnx,versal";
	#address-cells = <2>;
	#size-cells = <2>;
	model = "Xilinx Versal MINI eMMC1";

	clk200: clk200 {
		compatible = "fixed-clock";
		#clock-cells = <0x0>;
		clock-frequency = <200000000>;
	};

	dcc: dcc {
		compatible = "arm,dcc";
		status = "okay";
		u-boot,dm-pre-reloc;
	};

	amba: amba {
		u-boot,dm-pre-reloc;
		compatible = "simple-bus";
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		sdhci1: sdhci@f1050000 {
			compatible = "xlnx,versal-8.9a", "arasan,sdhci-8.9a";
			status = "okay";
			non-removable;
			disable-wp;
			bus-width = <8>;
			reg = <0x0 0xf1050000 0x0 0x10000>;
			clock-names = "clk_xin", "clk_ahb";
			clocks = <&clk200 &clk200>;
			xlnx,device_id = <1>;
			no-1-8-v;
			xlnx,mio-bank = <0>;
			#stream-id-cells = <1>;
		};
	};

	aliases {
		serial0 = &dcc;
		mmc0 = &sdhci1;
	};

	chosen {
		stdout-path = "serial0:115200";
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x20000000>;
	};
};