blob: 1fc45f9060bb41a307aef5d7eb2d3c5fba9aa0ad [file] [log] [blame]
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* Copyright (C) 2016, Imagination Technologies Ltd.
*
* Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
*
* Imagination Technologies Ltd. MIPSfpga
*/
#ifndef __XILFPGA_CONFIG_H
#define __XILFPGA_CONFIG_H
/* BootROM + MIG is pretty smart. DDR and Cache initialized */
/*--------------------------------------------
* CPU configuration
*/
/*----------------------------------------------------------------------
* Memory Layout
*/
/* SDRAM Configuration (for final code, data, stack, heap) */
#define CONFIG_SYS_SDRAM_BASE 0x80000000
#define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 Mbytes */
/*----------------------------------------------------------------------
* Commands
*/
/*------------------------------------------------------------
* Console Configuration
*/
/* -------------------------------------------------
* Environment
*/
/* ---------------------------------------------------------------------
* Board boot configuration
*/
#endif /* __XILFPGA_CONFIG_H */