| /* SPDX-License-Identifier: GPL-2.0+ */ |
| /* |
| * FSL SD/MMC Defines |
| *------------------------------------------------------------------- |
| * |
| * Copyright 2019 NXP |
| * Yangbo Lu <yangbo.lu@nxp.com> |
| * |
| * Copyright 2007-2008,2010-2011 Freescale Semiconductor, Inc |
| */ |
| |
| #ifndef __FSL_ESDHC_IMX_H__ |
| #define __FSL_ESDHC_IMX_H__ |
| |
| #include <linux/bitops.h> |
| #include <linux/errno.h> |
| #include <asm/byteorder.h> |
| |
| /* needed for the mmc_cfg definition */ |
| #include <mmc.h> |
| |
| /* FSL eSDHC-specific constants */ |
| #define SYSCTL 0x0002e02c |
| #define SYSCTL_INITA 0x08000000 |
| #define SYSCTL_TIMEOUT_MASK 0x000f0000 |
| #define SYSCTL_CLOCK_MASK 0x0000fff0 |
| #define SYSCTL_CKEN 0x00000008 |
| #define SYSCTL_PEREN 0x00000004 |
| #define SYSCTL_HCKEN 0x00000002 |
| #define SYSCTL_IPGEN 0x00000001 |
| #define SYSCTL_RSTA 0x01000000 |
| #define SYSCTL_RSTC 0x02000000 |
| #define SYSCTL_RSTD 0x04000000 |
| |
| #define VENDORSPEC_CKEN 0x00004000 |
| #define VENDORSPEC_PEREN 0x00002000 |
| #define VENDORSPEC_HCKEN 0x00001000 |
| #define VENDORSPEC_IPGEN 0x00000800 |
| #define VENDORSPEC_INIT 0x20007809 |
| #define VENDORSPEC_FRC_SDCLK_ON 0x00000100 |
| |
| #define IRQSTAT 0x0002e030 |
| #define IRQSTAT_DMAE (0x10000000) |
| #define IRQSTAT_AC12E (0x01000000) |
| #define IRQSTAT_DEBE (0x00400000) |
| #define IRQSTAT_DCE (0x00200000) |
| #define IRQSTAT_DTOE (0x00100000) |
| #define IRQSTAT_CIE (0x00080000) |
| #define IRQSTAT_CEBE (0x00040000) |
| #define IRQSTAT_CCE (0x00020000) |
| #define IRQSTAT_CTOE (0x00010000) |
| #define IRQSTAT_CINT (0x00000100) |
| #define IRQSTAT_CRM (0x00000080) |
| #define IRQSTAT_CINS (0x00000040) |
| #define IRQSTAT_BRR (0x00000020) |
| #define IRQSTAT_BWR (0x00000010) |
| #define IRQSTAT_DINT (0x00000008) |
| #define IRQSTAT_BGE (0x00000004) |
| #define IRQSTAT_TC (0x00000002) |
| #define IRQSTAT_CC (0x00000001) |
| |
| #define CMD_ERR (IRQSTAT_CIE | IRQSTAT_CEBE | IRQSTAT_CCE) |
| #define DATA_ERR (IRQSTAT_DEBE | IRQSTAT_DCE | IRQSTAT_DTOE | \ |
| IRQSTAT_DMAE) |
| #define DATA_COMPLETE (IRQSTAT_TC | IRQSTAT_DINT) |
| |
| #define IRQSTATEN 0x0002e034 |
| #define IRQSTATEN_DMAE (0x10000000) |
| #define IRQSTATEN_AC12E (0x01000000) |
| #define IRQSTATEN_DEBE (0x00400000) |
| #define IRQSTATEN_DCE (0x00200000) |
| #define IRQSTATEN_DTOE (0x00100000) |
| #define IRQSTATEN_CIE (0x00080000) |
| #define IRQSTATEN_CEBE (0x00040000) |
| #define IRQSTATEN_CCE (0x00020000) |
| #define IRQSTATEN_CTOE (0x00010000) |
| #define IRQSTATEN_CINT (0x00000100) |
| #define IRQSTATEN_CRM (0x00000080) |
| #define IRQSTATEN_CINS (0x00000040) |
| #define IRQSTATEN_BRR (0x00000020) |
| #define IRQSTATEN_BWR (0x00000010) |
| #define IRQSTATEN_DINT (0x00000008) |
| #define IRQSTATEN_BGE (0x00000004) |
| #define IRQSTATEN_TC (0x00000002) |
| #define IRQSTATEN_CC (0x00000001) |
| |
| #define ESDHCCTL 0x0002e40c |
| #define ESDHCCTL_PCS (0x00080000) |
| |
| #define PRSSTAT 0x0002e024 |
| #define PRSSTAT_DAT0 (0x01000000) |
| #define PRSSTAT_CLSL (0x00800000) |
| #define PRSSTAT_WPSPL (0x00080000) |
| #define PRSSTAT_CDPL (0x00040000) |
| #define PRSSTAT_CINS (0x00010000) |
| #define PRSSTAT_BREN (0x00000800) |
| #define PRSSTAT_BWEN (0x00000400) |
| #define PRSSTAT_SDOFF (0x00000080) |
| #define PRSSTAT_SDSTB (0X00000008) |
| #define PRSSTAT_DLA (0x00000004) |
| #define PRSSTAT_CICHB (0x00000002) |
| #define PRSSTAT_CIDHB (0x00000001) |
| |
| #define PROCTL 0x0002e028 |
| #define PROCTL_INIT 0x00000020 |
| #define PROCTL_DTW_4 0x00000002 |
| #define PROCTL_DTW_8 0x00000004 |
| #define PROCTL_D3CD 0x00000008 |
| |
| #define CMDARG 0x0002e008 |
| |
| #define XFERTYP 0x0002e00c |
| #define XFERTYP_CMD(x) ((x & 0x3f) << 24) |
| #define XFERTYP_CMDTYP_NORMAL 0x0 |
| #define XFERTYP_CMDTYP_SUSPEND 0x00400000 |
| #define XFERTYP_CMDTYP_RESUME 0x00800000 |
| #define XFERTYP_CMDTYP_ABORT 0x00c00000 |
| #define XFERTYP_DPSEL 0x00200000 |
| #define XFERTYP_CICEN 0x00100000 |
| #define XFERTYP_CCCEN 0x00080000 |
| #define XFERTYP_RSPTYP_NONE 0 |
| #define XFERTYP_RSPTYP_136 0x00010000 |
| #define XFERTYP_RSPTYP_48 0x00020000 |
| #define XFERTYP_RSPTYP_48_BUSY 0x00030000 |
| #define XFERTYP_MSBSEL 0x00000020 |
| #define XFERTYP_DTDSEL 0x00000010 |
| #define XFERTYP_DDREN 0x00000008 |
| #define XFERTYP_AC12EN 0x00000004 |
| #define XFERTYP_BCEN 0x00000002 |
| #define XFERTYP_DMAEN 0x00000001 |
| |
| #define CINS_TIMEOUT 1000 |
| #define PIO_TIMEOUT 500 |
| |
| #define DSADDR 0x2e004 |
| |
| #define CMDRSP0 0x2e010 |
| #define CMDRSP1 0x2e014 |
| #define CMDRSP2 0x2e018 |
| #define CMDRSP3 0x2e01c |
| |
| #define DATPORT 0x2e020 |
| |
| #define WML 0x2e044 |
| #define WML_WRITE 0x00010000 |
| #ifdef CONFIG_FSL_SDHC_V2_3 |
| #define WML_RD_WML_MAX 0x80 |
| #define WML_WR_WML_MAX 0x80 |
| #define WML_RD_WML_MAX_VAL 0x0 |
| #define WML_WR_WML_MAX_VAL 0x0 |
| #define WML_RD_WML_MASK 0x7f |
| #define WML_WR_WML_MASK 0x7f0000 |
| #else |
| #define WML_RD_WML_MAX 0x10 |
| #define WML_WR_WML_MAX 0x80 |
| #define WML_RD_WML_MAX_VAL 0x10 |
| #define WML_WR_WML_MAX_VAL 0x80 |
| #define WML_RD_WML_MASK 0xff |
| #define WML_WR_WML_MASK 0xff0000 |
| #endif |
| |
| #define BLKATTR 0x2e004 |
| #define BLKATTR_CNT(x) ((x & 0xffff) << 16) |
| #define BLKATTR_SIZE(x) (x & 0x1fff) |
| #define MAX_BLK_CNT 0x7fff /* so malloc will have enough room with 32M */ |
| |
| #define HOSTCAPBLT_VS18 0x04000000 |
| #define HOSTCAPBLT_VS30 0x02000000 |
| #define HOSTCAPBLT_VS33 0x01000000 |
| #define HOSTCAPBLT_SRS 0x00800000 |
| #define HOSTCAPBLT_DMAS 0x00400000 |
| #define HOSTCAPBLT_HSS 0x00200000 |
| |
| #define ESDHC_VENDORSPEC_VSELECT 0x00000002 /* Use 1.8V */ |
| |
| /* Imported from Linux Kernel drivers/mmc/host/sdhci-esdhc-imx.c */ |
| #define MIX_CTRL_DDREN BIT(3) |
| #define MIX_CTRL_DTDSEL_READ BIT(4) |
| #define MIX_CTRL_AC23EN BIT(7) |
| #define MIX_CTRL_EXE_TUNE BIT(22) |
| #define MIX_CTRL_SMPCLK_SEL BIT(23) |
| #define MIX_CTRL_AUTO_TUNE_EN BIT(24) |
| #define MIX_CTRL_FBCLK_SEL BIT(25) |
| #define MIX_CTRL_HS400_EN BIT(26) |
| #define MIX_CTRL_HS400_ES BIT(27) |
| /* Bits 3 and 6 are not SDHCI standard definitions */ |
| #define MIX_CTRL_SDHCI_MASK 0xb7 |
| /* Tuning bits */ |
| #define MIX_CTRL_TUNING_MASK 0x03c00000 |
| |
| /* strobe dll register */ |
| #define ESDHC_STROBE_DLL_CTRL 0x70 |
| #define ESDHC_STROBE_DLL_CTRL_ENABLE BIT(0) |
| #define ESDHC_STROBE_DLL_CTRL_RESET BIT(1) |
| #define ESDHC_STROBE_DLL_CTRL_SLV_DLY_TARGET_DEFAULT 0x7 |
| #define ESDHC_STROBE_DLL_CTRL_SLV_DLY_TARGET_SHIFT 3 |
| #define ESDHC_STROBE_DLL_CTRL_SLV_UPDATE_INT_DEFAULT (4 << 20) |
| |
| #define ESDHC_STROBE_DLL_STATUS 0x74 |
| #define ESDHC_STROBE_DLL_STS_REF_LOCK BIT(1) |
| #define ESDHC_STROBE_DLL_STS_SLV_LOCK 0x1 |
| #define ESDHC_STROBE_DLL_CLK_FREQ 100000000 |
| |
| #define ESDHC_STD_TUNING_EN BIT(24) |
| /* NOTE: the minimum valid tuning start tap for mx6sl is 1 */ |
| #define ESDHC_TUNING_START_TAP_DEFAULT 0x1 |
| #define ESDHC_TUNING_START_TAP_MASK 0x7f |
| #define ESDHC_TUNING_CMD_CRC_CHECK_DISABLE BIT(7) |
| #define ESDHC_TUNING_STEP_MASK 0x00070000 |
| #define ESDHC_TUNING_STEP_SHIFT 16 |
| |
| #define ESDHC_FLAG_MULTIBLK_NO_INT BIT(1) |
| #define ESDHC_FLAG_ENGCM07207 BIT(2) |
| #define ESDHC_FLAG_USDHC BIT(3) |
| #define ESDHC_FLAG_MAN_TUNING BIT(4) |
| #define ESDHC_FLAG_STD_TUNING BIT(5) |
| #define ESDHC_FLAG_HAVE_CAP1 BIT(6) |
| #define ESDHC_FLAG_ERR004536 BIT(7) |
| #define ESDHC_FLAG_HS200 BIT(8) |
| #define ESDHC_FLAG_HS400 BIT(9) |
| #define ESDHC_FLAG_ERR010450 BIT(10) |
| #define ESDHC_FLAG_HS400_ES BIT(11) |
| |
| struct fsl_esdhc_cfg { |
| phys_addr_t esdhc_base; |
| u32 sdhc_clk; |
| u8 max_bus_width; |
| int wp_enable; |
| int vs18_enable; /* Use 1.8V if set to 1 */ |
| struct mmc_config cfg; |
| }; |
| |
| /* Select the correct accessors depending on endianess */ |
| #if defined CONFIG_SYS_FSL_ESDHC_LE |
| #define esdhc_read32 in_le32 |
| #define esdhc_write32 out_le32 |
| #define esdhc_clrsetbits32 clrsetbits_le32 |
| #define esdhc_clrbits32 clrbits_le32 |
| #define esdhc_setbits32 setbits_le32 |
| #elif defined(CONFIG_SYS_FSL_ESDHC_BE) |
| #define esdhc_read32 in_be32 |
| #define esdhc_write32 out_be32 |
| #define esdhc_clrsetbits32 clrsetbits_be32 |
| #define esdhc_clrbits32 clrbits_be32 |
| #define esdhc_setbits32 setbits_be32 |
| #elif __BYTE_ORDER == __LITTLE_ENDIAN |
| #define esdhc_read32 in_le32 |
| #define esdhc_write32 out_le32 |
| #define esdhc_clrsetbits32 clrsetbits_le32 |
| #define esdhc_clrbits32 clrbits_le32 |
| #define esdhc_setbits32 setbits_le32 |
| #elif __BYTE_ORDER == __BIG_ENDIAN |
| #define esdhc_read32 in_be32 |
| #define esdhc_write32 out_be32 |
| #define esdhc_clrsetbits32 clrsetbits_be32 |
| #define esdhc_clrbits32 clrbits_be32 |
| #define esdhc_setbits32 setbits_be32 |
| #else |
| #error "Endianess is not defined: please fix to continue" |
| #endif |
| |
| #ifdef CONFIG_FSL_ESDHC_IMX |
| int fsl_esdhc_mmc_init(struct bd_info *bis); |
| int fsl_esdhc_initialize(struct bd_info *bis, struct fsl_esdhc_cfg *cfg); |
| void fdt_fixup_esdhc(void *blob, struct bd_info *bd); |
| #else |
| static inline int fsl_esdhc_mmc_init(struct bd_info *bis) { return -ENOSYS; } |
| static inline void fdt_fixup_esdhc(void *blob, struct bd_info *bd) {} |
| #endif /* CONFIG_FSL_ESDHC_IMX */ |
| void __noreturn mmc_boot(void); |
| void mmc_spl_load_image(uint32_t offs, unsigned int size, void *vdst); |
| |
| #endif /* __FSL_ESDHC_IMX_H__ */ |