| // SPDX-License-Identifier: GPL-2.0-or-later |
| /* |
| * QorIQ Sec/Crypto 5.0 device tree stub [ controller @ offset 0x300000 ] |
| * |
| * Copyright 2012 Freescale Semiconductor Inc. |
| */ |
| |
| crypto: crypto@300000 { |
| compatible = "fsl,sec-v5.0", "fsl,sec-v4.0"; |
| fsl,sec-era = <5>; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| reg = <0x300000 0x10000>; |
| ranges = <0 0x300000 0x10000>; |
| interrupts = <92 2 0 0>; |
| |
| sec_jr0: jr@1000 { |
| compatible = "fsl,sec-v5.0-job-ring", |
| "fsl,sec-v4.0-job-ring"; |
| reg = <0x1000 0x1000>; |
| interrupts = <88 2 0 0>; |
| }; |
| |
| sec_jr1: jr@2000 { |
| compatible = "fsl,sec-v5.0-job-ring", |
| "fsl,sec-v4.0-job-ring"; |
| reg = <0x2000 0x1000>; |
| interrupts = <89 2 0 0>; |
| }; |
| |
| sec_jr2: jr@3000 { |
| compatible = "fsl,sec-v5.0-job-ring", |
| "fsl,sec-v4.0-job-ring"; |
| reg = <0x3000 0x1000>; |
| interrupts = <90 2 0 0>; |
| }; |
| |
| sec_jr3: jr@4000 { |
| compatible = "fsl,sec-v5.0-job-ring", |
| "fsl,sec-v4.0-job-ring"; |
| reg = <0x4000 0x1000>; |
| interrupts = <91 2 0 0>; |
| }; |
| |
| rtic@6000 { |
| compatible = "fsl,sec-v5.0-rtic", |
| "fsl,sec-v4.0-rtic"; |
| #address-cells = <1>; |
| #size-cells = <1>; |
| reg = <0x6000 0x100>; |
| ranges = <0x0 0x6100 0xe00>; |
| |
| rtic_a: rtic-a@0 { |
| compatible = "fsl,sec-v5.0-rtic-memory", |
| "fsl,sec-v4.0-rtic-memory"; |
| reg = <0x00 0x20 0x100 0x80>; |
| }; |
| |
| rtic_b: rtic-b@20 { |
| compatible = "fsl,sec-v5.0-rtic-memory", |
| "fsl,sec-v4.0-rtic-memory"; |
| reg = <0x20 0x20 0x200 0x80>; |
| }; |
| |
| rtic_c: rtic-c@40 { |
| compatible = "fsl,sec-v5.0-rtic-memory", |
| "fsl,sec-v4.0-rtic-memory"; |
| reg = <0x40 0x20 0x300 0x80>; |
| }; |
| |
| rtic_d: rtic-d@60 { |
| compatible = "fsl,sec-v5.0-rtic-memory", |
| "fsl,sec-v4.0-rtic-memory"; |
| reg = <0x60 0x20 0x500 0x80>; |
| }; |
| }; |
| }; |
| |
| sec_mon: sec_mon@314000 { |
| compatible = "fsl,sec-v5.0-mon", "fsl,sec-v4.0-mon"; |
| reg = <0x314000 0x1000>; |
| interrupts = <93 2 0 0>; |
| }; |