| /* |
| * Copyright (c) 2011 The Chromium OS Authors. |
| * |
| * (C) Copyright 2000 - 2002 |
| * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
| * |
| * SPDX-License-Identifier: GPL-2.0+ |
| ******************************************************************** |
| * NOTE: This header file defines an interface to U-Boot. Including |
| * this (unmodified) header file in another file is considered normal |
| * use of U-Boot, and does *not* fall under the heading of "derived |
| * work". |
| ******************************************************************** |
| */ |
| |
| #ifndef __ASM_GENERIC_U_BOOT_H__ |
| #define __ASM_GENERIC_U_BOOT_H__ |
| |
| /* |
| * Board information passed to Linux kernel from U-Boot |
| * |
| * include/asm-ppc/u-boot.h |
| */ |
| |
| #ifndef __ASSEMBLY__ |
| |
| typedef struct bd_info { |
| unsigned long bi_memstart; /* start of DRAM memory */ |
| phys_size_t bi_memsize; /* size of DRAM memory in bytes */ |
| unsigned long bi_flashstart; /* start of FLASH memory */ |
| unsigned long bi_flashsize; /* size of FLASH memory */ |
| unsigned long bi_flashoffset; /* reserved area for startup monitor */ |
| unsigned long bi_sramstart; /* start of SRAM memory */ |
| unsigned long bi_sramsize; /* size of SRAM memory */ |
| #ifdef CONFIG_AVR32 |
| unsigned char bi_phy_id[4]; /* PHY address for ATAG_ETHERNET */ |
| unsigned long bi_board_number;/* ATAG_BOARDINFO */ |
| #endif |
| #ifdef CONFIG_ARM |
| unsigned long bi_arm_freq; /* arm frequency */ |
| unsigned long bi_dsp_freq; /* dsp core frequency */ |
| unsigned long bi_ddr_freq; /* ddr frequency */ |
| #endif |
| #if defined(CONFIG_E500) || defined(CONFIG_MPC86xx) |
| unsigned long bi_immr_base; /* base of IMMR register */ |
| #endif |
| #if defined(CONFIG_MPC5xxx) || defined(CONFIG_M68K) |
| unsigned long bi_mbar_base; /* base of internal registers */ |
| #endif |
| #if defined(CONFIG_MPC83xx) |
| unsigned long bi_immrbar; |
| #endif |
| unsigned long bi_bootflags; /* boot / reboot flag (Unused) */ |
| unsigned long bi_ip_addr; /* IP Address */ |
| unsigned char bi_enetaddr[6]; /* OLD: see README.enetaddr */ |
| unsigned short bi_ethspeed; /* Ethernet speed in Mbps */ |
| unsigned long bi_intfreq; /* Internal Freq, in MHz */ |
| unsigned long bi_busfreq; /* Bus Freq, in MHz */ |
| #if defined(CONFIG_CPM2) |
| unsigned long bi_cpmfreq; /* CPM_CLK Freq, in MHz */ |
| unsigned long bi_brgfreq; /* BRG_CLK Freq, in MHz */ |
| unsigned long bi_sccfreq; /* SCC_CLK Freq, in MHz */ |
| unsigned long bi_vco; /* VCO Out from PLL, in MHz */ |
| #endif |
| #if defined(CONFIG_MPC512X) |
| unsigned long bi_ipsfreq; /* IPS Bus Freq, in MHz */ |
| #endif /* CONFIG_MPC512X */ |
| #if defined(CONFIG_MPC5xxx) || defined(CONFIG_M68K) |
| unsigned long bi_ipbfreq; /* IPB Bus Freq, in MHz */ |
| unsigned long bi_pcifreq; /* PCI Bus Freq, in MHz */ |
| #endif |
| #if defined(CONFIG_EXTRA_CLOCK) |
| unsigned long bi_inpfreq; /* input Freq in MHz */ |
| unsigned long bi_vcofreq; /* vco Freq in MHz */ |
| unsigned long bi_flbfreq; /* Flexbus Freq in MHz */ |
| #endif |
| #if defined(CONFIG_405) || \ |
| defined(CONFIG_405GP) || \ |
| defined(CONFIG_405EP) || \ |
| defined(CONFIG_405EZ) || \ |
| defined(CONFIG_405EX) || \ |
| defined(CONFIG_440) |
| unsigned char bi_s_version[4]; /* Version of this structure */ |
| unsigned char bi_r_version[32]; /* Version of the ROM (AMCC) */ |
| unsigned int bi_procfreq; /* CPU (Internal) Freq, in Hz */ |
| unsigned int bi_plb_busfreq; /* PLB Bus speed, in Hz */ |
| unsigned int bi_pci_busfreq; /* PCI Bus speed, in Hz */ |
| unsigned char bi_pci_enetaddr[6]; /* PCI Ethernet MAC address */ |
| #endif |
| |
| #ifdef CONFIG_HAS_ETH1 |
| unsigned char bi_enet1addr[6]; /* OLD: see README.enetaddr */ |
| #endif |
| #ifdef CONFIG_HAS_ETH2 |
| unsigned char bi_enet2addr[6]; /* OLD: see README.enetaddr */ |
| #endif |
| #ifdef CONFIG_HAS_ETH3 |
| unsigned char bi_enet3addr[6]; /* OLD: see README.enetaddr */ |
| #endif |
| #ifdef CONFIG_HAS_ETH4 |
| unsigned char bi_enet4addr[6]; /* OLD: see README.enetaddr */ |
| #endif |
| #ifdef CONFIG_HAS_ETH5 |
| unsigned char bi_enet5addr[6]; /* OLD: see README.enetaddr */ |
| #endif |
| |
| #if defined(CONFIG_405GP) || defined(CONFIG_405EP) || \ |
| defined(CONFIG_405EZ) || defined(CONFIG_440GX) || \ |
| defined(CONFIG_440EP) || defined(CONFIG_440GR) || \ |
| defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \ |
| defined(CONFIG_460EX) || defined(CONFIG_460GT) |
| unsigned int bi_opbfreq; /* OPB clock in Hz */ |
| int bi_iic_fast[2]; /* Use fast i2c mode */ |
| #endif |
| #if defined(CONFIG_4xx) |
| #if defined(CONFIG_440GX) || \ |
| defined(CONFIG_460EX) || defined(CONFIG_460GT) |
| int bi_phynum[4]; /* Determines phy mapping */ |
| int bi_phymode[4]; /* Determines phy mode */ |
| #elif defined(CONFIG_405EP) || defined(CONFIG_405EX) || defined(CONFIG_440) |
| int bi_phynum[2]; /* Determines phy mapping */ |
| int bi_phymode[2]; /* Determines phy mode */ |
| #else |
| int bi_phynum[1]; /* Determines phy mapping */ |
| int bi_phymode[1]; /* Determines phy mode */ |
| #endif |
| #endif /* defined(CONFIG_4xx) */ |
| ulong bi_arch_number; /* unique id for this board */ |
| ulong bi_boot_params; /* where this board expects params */ |
| #ifdef CONFIG_NR_DRAM_BANKS |
| struct { /* RAM configuration */ |
| phys_addr_t start; |
| phys_size_t size; |
| } bi_dram[CONFIG_NR_DRAM_BANKS]; |
| #endif /* CONFIG_NR_DRAM_BANKS */ |
| } bd_t; |
| |
| #endif /* __ASSEMBLY__ */ |
| |
| #endif /* __ASM_GENERIC_U_BOOT_H__ */ |