drivers/pci/fsl_pci_init.c - platform/external/u-boot - Gitiles

 /*
  * Copyright 2007 Freescale Semiconductor, Inc.
  *
  * This program is free software; you can redistribute it and/or
  * modify it under the terms of the GNU General Public License
  * Version 2 as published by the Free Software Foundation.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  * GNU General Public License for more details.
  *
  * You should have received a copy of the GNU General Public License
  * along with this program; if not, write to the Free Software
  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  * MA 02111-1307 USA
  */

 #include <common.h>

 DECLARE_GLOBAL_DATA_PTR;

 /*
  * PCI/PCIE Controller initialization for mpc85xx/mpc86xx soc's
  *
  * Initialize controller and call the common driver/pci pci_hose_scan to
  * scan for bridges and devices.
  *
  * Hose fields which need to be pre-initialized by board specific code:
  *   regions[]
  *   first_busno
  *
  * Fields updated:
  *   last_busno
  */

 #include <pci.h>
 #include <asm/immap_fsl_pci.h>

 void pciauto_prescan_setup_bridge(struct pci_controller *hose,
 				pci_dev_t dev, int sub_bus);
 void pciauto_postscan_setup_bridge(struct pci_controller *hose,
 				pci_dev_t dev, int sub_bus);
 void pciauto_config_init(struct pci_controller *hose);

 #ifndef CONFIG_SYS_PCI_MEMORY_BUS
 #define CONFIG_SYS_PCI_MEMORY_BUS 0
 #endif

 #ifndef CONFIG_SYS_PCI_MEMORY_PHYS
 #define CONFIG_SYS_PCI_MEMORY_PHYS 0
 #endif

 #if defined(CONFIG_SYS_PCI_64BIT) && !defined(CONFIG_SYS_PCI64_MEMORY_BUS)
 #define CONFIG_SYS_PCI64_MEMORY_BUS (64ull*1024*1024*1024)
 #endif

 int fsl_pci_setup_inbound_windows(struct pci_region *r)
 {
 	struct pci_region *rgn_base = r;
 	u64 sz = min((u64)gd->ram_size, 1ull << 32);

 	phys_addr_t phys_start = CONFIG_SYS_PCI_MEMORY_PHYS;
 	pci_addr_t bus_start = CONFIG_SYS_PCI_MEMORY_BUS;
 	pci_size_t pci_sz = 1ull << __ilog2_u64(sz);

 	debug ("R0 bus_start: %llx phys_start: %llx size: %llx\n",
 		(u64)bus_start, (u64)phys_start, (u64)pci_sz);
 	pci_set_region(r++, bus_start, phys_start, pci_sz,
 			PCI_REGION_MEM | PCI_REGION_MEMORY | \
 			PCI_REGION_PREFETCH);

 	sz -= pci_sz;
 	bus_start += pci_sz;
 	phys_start += pci_sz;

 	pci_sz = 1ull << __ilog2_u64(sz);
 	if (sz) {
 		debug ("R1 bus_start: %llx phys_start: %llx size: %llx\n",
 			(u64)bus_start, (u64)phys_start, (u64)pci_sz);
 		pci_set_region(r++, bus_start, phys_start, pci_sz,
 				PCI_REGION_MEM | PCI_REGION_MEMORY | \
 				PCI_REGION_PREFETCH);
 		sz -= pci_sz;
 		bus_start += pci_sz;
 		phys_start += pci_sz;
 	}

 #if defined(CONFIG_PHYS_64BIT) && defined(CONFIG_SYS_PCI_64BIT)
 	pci_sz = 1ull << __ilog2_u64(gd->ram_size);
 	/* round up to the next largest power of two */
 	if (gd->ram_size > pci_sz)
 		sz = 1ull << (__ilog2_u64(gd->ram_size) + 1);
 	debug ("R64 bus_start: %llx phys_start: %llx size: %llx\n",
 		(u64)CONFIG_SYS_PCI_MEMORY_BUS,
 		(u64)CONFIG_SYS_PCI_MEMORY_PHYS,
 		(u64)pci_sz);
 	pci_set_region(r++,
 			CONFIG_SYS_PCI_MEMORY_BUS,
 			CONFIG_SYS_PCI_MEMORY_PHYS,
 			pci_sz,
 			PCI_REGION_MEM | PCI_REGION_MEMORY | \
 			PCI_REGION_PREFETCH);
 #else
 	pci_sz = 1ull << __ilog2_u64(sz);
 	if (sz) {
 		debug ("R2 bus_start: %llx phys_start: %llx size: %llx\n",
 			(u64)bus_start, (u64)phys_start, (u64)pci_sz);
 		pci_set_region(r++, bus_start, phys_start, pci_sz,
 				PCI_REGION_MEM | PCI_REGION_MEMORY | \
 				PCI_REGION_PREFETCH);
 		sz -= pci_sz;
 		bus_start += pci_sz;
 		phys_start += pci_sz;
 	}
 #endif

 	if (sz && (((u64)gd->ram_size) < (1ull << 32)))
 		printf("Was not able to map all of memory via "
 			"inbound windows -- %lld remaining\n", sz);

 	return r - rgn_base;
 }

 void fsl_pci_init(struct pci_controller *hose)
 {
 	u16 temp16;
 	u32 temp32;
 	int busno = hose->first_busno;
 	int enabled;
 	u16 ltssm;
 	u8 temp8;
 	int r;
 	int bridge;
 	int inbound = 0;
 	volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) hose->cfg_addr;
 	pci_dev_t dev = PCI_BDF(busno,0,0);

 	/* Initialize ATMU registers based on hose regions and flags */
 	volatile pot_t *po = &pci->pot[1];	/* skip 0 */
 	volatile pit_t *pi = &pci->pit[0];	/* ranges from: 3 to 1 */

 #ifdef DEBUG
 	int neg_link_w;
 #endif

 	for (r=0; r<hose->region_count; r++) {
 		u32 sz = (__ilog2_u64((u64)hose->regions[r].size) - 1);
 		if (hose->regions[r].flags & PCI_REGION_MEMORY) { /* inbound */
 			u32 flag = PIWAR_EN | PIWAR_LOCAL | \
 					PIWAR_READ_SNOOP | PIWAR_WRITE_SNOOP;
 			pi->pitar = (hose->regions[r].phys_start >> 12);
 			pi->piwbar = (hose->regions[r].bus_start >> 12);
 #ifdef CONFIG_SYS_PCI_64BIT
 			pi->piwbear = (hose->regions[r].bus_start >> 44);
 #else
 			pi->piwbear = 0;
 #endif
 			if (hose->regions[r].flags & PCI_REGION_PREFETCH)
 				flag |= PIWAR_PF;
 			pi->piwar = flag | sz;
 			pi++;
 			inbound = hose->regions[r].size > 0;
 		} else { /* Outbound */
 			po->powbar = (hose->regions[r].phys_start >> 12);
 			po->potar = (hose->regions[r].bus_start >> 12);
 #ifdef CONFIG_SYS_PCI_64BIT
 			po->potear = (hose->regions[r].bus_start >> 44);
 #else
 			po->potear = 0;
 #endif
 			if (hose->regions[r].flags & PCI_REGION_IO)
 				po->powar = POWAR_EN | sz | \
 					POWAR_IO_READ | POWAR_IO_WRITE;
 			else
 				po->powar = POWAR_EN | sz | \
 					POWAR_MEM_READ | POWAR_MEM_WRITE;
 			po++;
 		}
 	}

 	pci_register_hose(hose);
 	pciauto_config_init(hose);	/* grab pci_{mem,prefetch,io} */
 	hose->current_busno = hose->first_busno;

 	pci->pedr = 0xffffffff;		/* Clear any errors */
 	pci->peer = ~0x20140;		/* Enable All Error Interupts except
 					 * - Master abort (pci)
 					 * - Master PERR (pci)
 					 * - ICCA (PCIe)
 					 */
 	pci_hose_read_config_dword (hose, dev, PCI_DCR, &temp32);
 	temp32 |= 0xf000e;		/* set URR, FER, NFER (but not CER) */
 	pci_hose_write_config_dword(hose, dev, PCI_DCR, temp32);

 	pci_hose_read_config_byte (hose, dev, PCI_HEADER_TYPE, &temp8);
 	bridge = temp8 & PCI_HEADER_TYPE_BRIDGE; /* Bridge, such as pcie */

 	if ( bridge ) {

 		pci_hose_read_config_word(hose, dev, PCI_LTSSM, &ltssm);
 		enabled = ltssm >= PCI_LTSSM_L0;

 #ifdef CONFIG_FSL_PCIE_RESET
 		if (ltssm == 1) {
 			int i;
 			debug("....PCIe link error. "
 			      "LTSSM=0x%02x.", ltssm);
 			pci->pdb_stat |= 0x08000000; /* assert PCIe reset */
 			temp32 = pci->pdb_stat;
 			udelay(100);
 			debug("  Asserting PCIe reset @%x = %x\n",
 			      &pci->pdb_stat, pci->pdb_stat);
 			pci->pdb_stat &= ~0x08000000; /* clear reset */
 			asm("sync;isync");
 			for (i=0; i<100 && ltssm < PCI_LTSSM_L0; i++) {
 				pci_hose_read_config_word(hose, dev, PCI_LTSSM,
 							&ltssm);
 				udelay(1000);
 				debug("....PCIe link error. "
 				      "LTSSM=0x%02x.\n", ltssm);
 			}
 			enabled = ltssm >= PCI_LTSSM_L0;
 		}
 #endif

 		if (!enabled) {
 			debug("....PCIE link error.  Skipping scan."
 			      "LTSSM=0x%02x\n", ltssm);
 			hose->last_busno = hose->first_busno;
 			return;
 		}

 		pci->pme_msg_det = 0xffffffff;
 		pci->pme_msg_int_en = 0xffffffff;
 #ifdef DEBUG
 		pci_hose_read_config_word(hose, dev, PCI_LSR, &temp16);
 		neg_link_w = (temp16 & 0x3f0 ) >> 4;
 		printf("...PCIE LTSSM=0x%x, Negotiated link width=%d\n",
 		      ltssm, neg_link_w);
 #endif
 		hose->current_busno++; /* Start scan with secondary */
 		pciauto_prescan_setup_bridge(hose, dev, hose->current_busno);

 	}

 	/* Use generic setup_device to initialize standard pci regs,
 	 * but do not allocate any windows since any BAR found (such
 	 * as PCSRBAR) is not in this cpu's memory space.
 	 */

 	pciauto_setup_device(hose, dev, 0, hose->pci_mem,
 			     hose->pci_prefetch, hose->pci_io);

 	if (inbound) {
 		pci_hose_read_config_word(hose, dev, PCI_COMMAND, &temp16);
 		pci_hose_write_config_word(hose, dev, PCI_COMMAND,
 					   temp16 | PCI_COMMAND_MEMORY);
 	}

 #ifndef CONFIG_PCI_NOSCAN
 	pci_hose_read_config_byte(hose, dev, PCI_CLASS_PROG, &temp8);

 	/* Programming Interface (PCI_CLASS_PROG)
 	 * 0 == pci host or pcie root-complex,
 	 * 1 == pci agent or pcie end-point
 	 */
 	if (!temp8) {
 		printf("               Scanning PCI bus %02x\n",
 			hose->current_busno);
 		hose->last_busno = pci_hose_scan_bus(hose, hose->current_busno);
 	} else {
 		debug("               Not scanning PCI bus %02x. PI=%x\n",
 			hose->current_busno, temp8);
 		hose->last_busno = hose->current_busno;
 	}

 	if ( bridge ) { /* update limit regs and subordinate busno */
 		pciauto_postscan_setup_bridge(hose, dev, hose->last_busno);
 	}
 #else
 	hose->last_busno = hose->current_busno;
 #endif

 	/* Clear all error indications */

 	if (bridge)
 		pci->pme_msg_det = 0xffffffff;
 	pci->pedr = 0xffffffff;

 	pci_hose_read_config_word (hose, dev, PCI_DSR, &temp16);
 	if (temp16) {
 		pci_hose_write_config_word(hose, dev,
 					PCI_DSR, 0xffff);
 	}

 	pci_hose_read_config_word (hose, dev, PCI_SEC_STATUS, &temp16);
 	if (temp16) {
 		pci_hose_write_config_word(hose, dev, PCI_SEC_STATUS, 0xffff);
 	}
 }

 #ifdef CONFIG_OF_BOARD_SETUP
 #include <libfdt.h>
 #include <fdt_support.h>

 void ft_fsl_pci_setup(void *blob, const char *pci_alias,
 			struct pci_controller *hose)
 {
 	int off = fdt_path_offset(blob, pci_alias);

 	if (off >= 0) {
 		u32 bus_range[2];

 		bus_range[0] = 0;
 		bus_range[1] = hose->last_busno - hose->first_busno;
 		fdt_setprop(blob, off, "bus-range", &bus_range[0], 2*4);
 		fdt_pci_dma_ranges(blob, off, hose);
 	}
 }
 #endif
	/*
	* Copyright 2007 Freescale Semiconductor, Inc.
	*
	* This program is free software; you can redistribute it and/or
	* modify it under the terms of the GNU General Public License
	* Version 2 as published by the Free Software Foundation.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	* MA 02111-1307 USA
	*/

	#include <common.h>

	DECLARE_GLOBAL_DATA_PTR;

	/*
	* PCI/PCIE Controller initialization for mpc85xx/mpc86xx soc's
	*
	* Initialize controller and call the common driver/pci pci_hose_scan to
	* scan for bridges and devices.
	*
	* Hose fields which need to be pre-initialized by board specific code:
	* regions[]
	* first_busno
	*
	* Fields updated:
	* last_busno
	*/

	#include <pci.h>
	#include <asm/immap_fsl_pci.h>

	void pciauto_prescan_setup_bridge(struct pci_controller *hose,
	pci_dev_t dev, int sub_bus);
	void pciauto_postscan_setup_bridge(struct pci_controller *hose,
	pci_dev_t dev, int sub_bus);
	void pciauto_config_init(struct pci_controller *hose);

	#ifndef CONFIG_SYS_PCI_MEMORY_BUS
	#define CONFIG_SYS_PCI_MEMORY_BUS 0
	#endif

	#ifndef CONFIG_SYS_PCI_MEMORY_PHYS
	#define CONFIG_SYS_PCI_MEMORY_PHYS 0
	#endif

	#if defined(CONFIG_SYS_PCI_64BIT) && !defined(CONFIG_SYS_PCI64_MEMORY_BUS)
	#define CONFIG_SYS_PCI64_MEMORY_BUS (64ull10241024*1024)
	#endif

	int fsl_pci_setup_inbound_windows(struct pci_region *r)
	{
	struct pci_region *rgn_base = r;
	u64 sz = min((u64)gd->ram_size, 1ull << 32);

	phys_addr_t phys_start = CONFIG_SYS_PCI_MEMORY_PHYS;
	pci_addr_t bus_start = CONFIG_SYS_PCI_MEMORY_BUS;
	pci_size_t pci_sz = 1ull << __ilog2_u64(sz);

	debug ("R0 bus_start: %llx phys_start: %llx size: %llx\n",
	(u64)bus_start, (u64)phys_start, (u64)pci_sz);
	pci_set_region(r++, bus_start, phys_start, pci_sz,
	PCI_REGION_MEM \| PCI_REGION_MEMORY \| \
	PCI_REGION_PREFETCH);

	sz -= pci_sz;
	bus_start += pci_sz;
	phys_start += pci_sz;

	pci_sz = 1ull << __ilog2_u64(sz);
	if (sz) {
	debug ("R1 bus_start: %llx phys_start: %llx size: %llx\n",
	(u64)bus_start, (u64)phys_start, (u64)pci_sz);
	pci_set_region(r++, bus_start, phys_start, pci_sz,
	PCI_REGION_MEM \| PCI_REGION_MEMORY \| \
	PCI_REGION_PREFETCH);
	sz -= pci_sz;
	bus_start += pci_sz;
	phys_start += pci_sz;
	}

	#if defined(CONFIG_PHYS_64BIT) && defined(CONFIG_SYS_PCI_64BIT)
	pci_sz = 1ull << __ilog2_u64(gd->ram_size);
	/* round up to the next largest power of two */
	if (gd->ram_size > pci_sz)
	sz = 1ull << (__ilog2_u64(gd->ram_size) + 1);
	debug ("R64 bus_start: %llx phys_start: %llx size: %llx\n",
	(u64)CONFIG_SYS_PCI_MEMORY_BUS,
	(u64)CONFIG_SYS_PCI_MEMORY_PHYS,
	(u64)pci_sz);
	pci_set_region(r++,
	CONFIG_SYS_PCI_MEMORY_BUS,
	CONFIG_SYS_PCI_MEMORY_PHYS,
	pci_sz,
	PCI_REGION_MEM \| PCI_REGION_MEMORY \| \
	PCI_REGION_PREFETCH);
	#else
	pci_sz = 1ull << __ilog2_u64(sz);
	if (sz) {
	debug ("R2 bus_start: %llx phys_start: %llx size: %llx\n",
	(u64)bus_start, (u64)phys_start, (u64)pci_sz);
	pci_set_region(r++, bus_start, phys_start, pci_sz,
	PCI_REGION_MEM \| PCI_REGION_MEMORY \| \
	PCI_REGION_PREFETCH);
	sz -= pci_sz;
	bus_start += pci_sz;
	phys_start += pci_sz;
	}
	#endif

	if (sz && (((u64)gd->ram_size) < (1ull << 32)))
	printf("Was not able to map all of memory via "
	"inbound windows -- %lld remaining\n", sz);

	return r - rgn_base;
	}

	void fsl_pci_init(struct pci_controller *hose)
	{
	u16 temp16;
	u32 temp32;
	int busno = hose->first_busno;
	int enabled;
	u16 ltssm;
	u8 temp8;
	int r;
	int bridge;
	int inbound = 0;
	volatile ccsr_fsl_pci_t pci = (ccsr_fsl_pci_t ) hose->cfg_addr;
	pci_dev_t dev = PCI_BDF(busno,0,0);

	/* Initialize ATMU registers based on hose regions and flags */
	volatile pot_t po = &pci->pot[1]; / skip 0 */
	volatile pit_t pi = &pci->pit[0]; / ranges from: 3 to 1 */

	#ifdef DEBUG
	int neg_link_w;
	#endif

	for (r=0; r<hose->region_count; r++) {
	u32 sz = (__ilog2_u64((u64)hose->regions[r].size) - 1);
	if (hose->regions[r].flags & PCI_REGION_MEMORY) { /* inbound */
	u32 flag = PIWAR_EN \| PIWAR_LOCAL \| \
	PIWAR_READ_SNOOP \| PIWAR_WRITE_SNOOP;
	pi->pitar = (hose->regions[r].phys_start >> 12);
	pi->piwbar = (hose->regions[r].bus_start >> 12);
	#ifdef CONFIG_SYS_PCI_64BIT
	pi->piwbear = (hose->regions[r].bus_start >> 44);
	#else
	pi->piwbear = 0;
	#endif
	if (hose->regions[r].flags & PCI_REGION_PREFETCH)
	flag \|= PIWAR_PF;
	pi->piwar = flag \| sz;
	pi++;
	inbound = hose->regions[r].size > 0;
	} else { /* Outbound */
	po->powbar = (hose->regions[r].phys_start >> 12);
	po->potar = (hose->regions[r].bus_start >> 12);
	#ifdef CONFIG_SYS_PCI_64BIT
	po->potear = (hose->regions[r].bus_start >> 44);
	#else
	po->potear = 0;
	#endif
	if (hose->regions[r].flags & PCI_REGION_IO)
	po->powar = POWAR_EN \| sz \| \
	POWAR_IO_READ \| POWAR_IO_WRITE;
	else
	po->powar = POWAR_EN \| sz \| \
	POWAR_MEM_READ \| POWAR_MEM_WRITE;
	po++;
	}
	}

	pci_register_hose(hose);
	pciauto_config_init(hose); /* grab pci_{mem,prefetch,io} */
	hose->current_busno = hose->first_busno;

	pci->pedr = 0xffffffff; /* Clear any errors */
	pci->peer = ~0x20140; /* Enable All Error Interupts except
	* - Master abort (pci)
	* - Master PERR (pci)
	* - ICCA (PCIe)
	*/
	pci_hose_read_config_dword (hose, dev, PCI_DCR, &temp32);
	temp32 \|= 0xf000e; /* set URR, FER, NFER (but not CER) */
	pci_hose_write_config_dword(hose, dev, PCI_DCR, temp32);

	pci_hose_read_config_byte (hose, dev, PCI_HEADER_TYPE, &temp8);
	bridge = temp8 & PCI_HEADER_TYPE_BRIDGE; /* Bridge, such as pcie */

	if ( bridge ) {

	pci_hose_read_config_word(hose, dev, PCI_LTSSM, &ltssm);
	enabled = ltssm >= PCI_LTSSM_L0;

	#ifdef CONFIG_FSL_PCIE_RESET
	if (ltssm == 1) {
	int i;
	debug("....PCIe link error. "
	"LTSSM=0x%02x.", ltssm);
	pci->pdb_stat \|= 0x08000000; /* assert PCIe reset */
	temp32 = pci->pdb_stat;
	udelay(100);
	debug(" Asserting PCIe reset @%x = %x\n",
	&pci->pdb_stat, pci->pdb_stat);
	pci->pdb_stat &= ~0x08000000; /* clear reset */
	asm("sync;isync");
	for (i=0; i<100 && ltssm < PCI_LTSSM_L0; i++) {
	pci_hose_read_config_word(hose, dev, PCI_LTSSM,
	&ltssm);
	udelay(1000);
	debug("....PCIe link error. "
	"LTSSM=0x%02x.\n", ltssm);
	}
	enabled = ltssm >= PCI_LTSSM_L0;
	}
	#endif

	if (!enabled) {
	debug("....PCIE link error. Skipping scan."
	"LTSSM=0x%02x\n", ltssm);
	hose->last_busno = hose->first_busno;
	return;
	}

	pci->pme_msg_det = 0xffffffff;
	pci->pme_msg_int_en = 0xffffffff;
	#ifdef DEBUG
	pci_hose_read_config_word(hose, dev, PCI_LSR, &temp16);
	neg_link_w = (temp16 & 0x3f0 ) >> 4;
	printf("...PCIE LTSSM=0x%x, Negotiated link width=%d\n",
	ltssm, neg_link_w);
	#endif
	hose->current_busno++; /* Start scan with secondary */
	pciauto_prescan_setup_bridge(hose, dev, hose->current_busno);

	}

	/* Use generic setup_device to initialize standard pci regs,
	* but do not allocate any windows since any BAR found (such
	* as PCSRBAR) is not in this cpu's memory space.
	*/

	pciauto_setup_device(hose, dev, 0, hose->pci_mem,
	hose->pci_prefetch, hose->pci_io);

	if (inbound) {
	pci_hose_read_config_word(hose, dev, PCI_COMMAND, &temp16);
	pci_hose_write_config_word(hose, dev, PCI_COMMAND,
	temp16 \| PCI_COMMAND_MEMORY);
	}

	#ifndef CONFIG_PCI_NOSCAN
	pci_hose_read_config_byte(hose, dev, PCI_CLASS_PROG, &temp8);

	/* Programming Interface (PCI_CLASS_PROG)
	* 0 == pci host or pcie root-complex,
	* 1 == pci agent or pcie end-point
	*/
	if (!temp8) {
	printf(" Scanning PCI bus %02x\n",
	hose->current_busno);
	hose->last_busno = pci_hose_scan_bus(hose, hose->current_busno);
	} else {
	debug(" Not scanning PCI bus %02x. PI=%x\n",
	hose->current_busno, temp8);
	hose->last_busno = hose->current_busno;
	}

	if ( bridge ) { /* update limit regs and subordinate busno */
	pciauto_postscan_setup_bridge(hose, dev, hose->last_busno);
	}
	#else
	hose->last_busno = hose->current_busno;
	#endif

	/* Clear all error indications */

	if (bridge)
	pci->pme_msg_det = 0xffffffff;
	pci->pedr = 0xffffffff;

	pci_hose_read_config_word (hose, dev, PCI_DSR, &temp16);
	if (temp16) {
	pci_hose_write_config_word(hose, dev,
	PCI_DSR, 0xffff);
	}

	pci_hose_read_config_word (hose, dev, PCI_SEC_STATUS, &temp16);
	if (temp16) {
	pci_hose_write_config_word(hose, dev, PCI_SEC_STATUS, 0xffff);
	}
	}

	#ifdef CONFIG_OF_BOARD_SETUP
	#include <libfdt.h>
	#include <fdt_support.h>

	void ft_fsl_pci_setup(void blob, const char pci_alias,
	struct pci_controller *hose)
	{
	int off = fdt_path_offset(blob, pci_alias);

	if (off >= 0) {
	u32 bus_range[2];

	bus_range[0] = 0;
	bus_range[1] = hose->last_busno - hose->first_busno;
	fdt_setprop(blob, off, "bus-range", &bus_range[0], 2*4);
	fdt_pci_dma_ranges(blob, off, hose);
	}
	}
	#endif