cpu/mcf52x2/cpu_init.c - platform/external/u-boot - Gitiles

 /*
  * (C) Copyright 2003
  * Josef Baumgartner <josef.baumgartner@telex.de>
  *
  * MCF5282 additionals
  * (C) Copyright 2005
  * BuS Elektronik GmbH & Co. KG <esw@bus-elektronik.de>
  *
  * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
  * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
  * Hayden Fraser (Hayden.Fraser@freescale.com)
  *
  * MCF5275 additions
  * Copyright (C) 2008 Arthur Shipkowski (art@videon-central.com)
  *
  * See file CREDITS for list of people who contributed to this
  * project.
  *
  * This program is free software; you can redistribute it and/or
  * modify it under the terms of the GNU General Public License as
  * published by the Free Software Foundation; either version 2 of
  * the License, or (at your option) any later version.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
  * GNU General Public License for more details.
  *
  * You should have received a copy of the GNU General Public License
  * along with this program; if not, write to the Free Software
  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  * MA 02111-1307 USA
  */

 #include <common.h>
 #include <watchdog.h>
 #include <asm/immap.h>

 #if defined(CONFIG_M5253)
 /*
  * Breath some life into the CPU...
  *
  * Set up the memory map,
  * initialize a bunch of registers,
  * initialize the UPM's
  */
 void cpu_init_f(void)
 {
 	mbar_writeByte(MCFSIM_MPARK, 0x40);	/* 5249 Internal Core takes priority over DMA */
 	mbar_writeByte(MCFSIM_SYPCR, 0x00);
 	mbar_writeByte(MCFSIM_SWIVR, 0x0f);
 	mbar_writeByte(MCFSIM_SWSR, 0x00);
 	mbar_writeByte(MCFSIM_SWDICR, 0x00);
 	mbar_writeByte(MCFSIM_TIMER1ICR, 0x00);
 	mbar_writeByte(MCFSIM_TIMER2ICR, 0x88);
 	mbar_writeByte(MCFSIM_I2CICR, 0x00);
 	mbar_writeByte(MCFSIM_UART1ICR, 0x00);
 	mbar_writeByte(MCFSIM_UART2ICR, 0x00);
 	mbar_writeByte(MCFSIM_ICR6, 0x00);
 	mbar_writeByte(MCFSIM_ICR7, 0x00);
 	mbar_writeByte(MCFSIM_ICR8, 0x00);
 	mbar_writeByte(MCFSIM_ICR9, 0x00);
 	mbar_writeByte(MCFSIM_QSPIICR, 0x00);

 	mbar2_writeLong(MCFSIM_GPIO_INT_EN, 0x00000080);
 	mbar2_writeByte(MCFSIM_INTBASE, 0x40);	/* Base interrupts at 64 */
 	mbar2_writeByte(MCFSIM_SPURVEC, 0x00);

 	/*mbar2_writeLong(MCFSIM_IDECONFIG1, 0x00000020); */ /* Enable a 1 cycle pre-drive cycle on CS1 */

 	/*
 	 *  Setup chip selects...
 	 */

 	mbar_writeShort(MCFSIM_CSAR1, CFG_CSAR1);
 	mbar_writeShort(MCFSIM_CSCR1, CFG_CSCR1);
 	mbar_writeLong(MCFSIM_CSMR1, CFG_CSMR1);

 	mbar_writeShort(MCFSIM_CSAR0, CFG_CSAR0);
 	mbar_writeShort(MCFSIM_CSCR0, CFG_CSCR0);
 	mbar_writeLong(MCFSIM_CSMR0, CFG_CSMR0);

 #ifdef CONFIG_FSL_I2C
 	CFG_I2C_PINMUX_REG = CFG_I2C_PINMUX_REG & CFG_I2C_PINMUX_CLR;
 	CFG_I2C_PINMUX_REG |= CFG_I2C_PINMUX_SET;
 #ifdef CFG_I2C2_OFFSET
 	CFG_I2C2_PINMUX_REG &= CFG_I2C2_PINMUX_CLR;
 	CFG_I2C2_PINMUX_REG |= CFG_I2C2_PINMUX_SET;
 #endif
 #endif

 	/* enable instruction cache now */
 	icache_enable();
 }

 /*initialize higher level parts of CPU like timers */
 int cpu_init_r(void)
 {
 	return (0);
 }

 void uart_port_conf(void)
 {
 	/* Setup Ports: */
 	switch (CFG_UART_PORT) {
 	case 0:
 		break;
 	case 1:
 		break;
 	case 2:
 		break;
 	}
 }
 #endif				/* #if defined(CONFIG_M5253) */

 #if defined(CONFIG_M5271)
 void cpu_init_f(void)
 {
 #ifndef CONFIG_WATCHDOG
 	/* Disable the watchdog if we aren't using it */
 	mbar_writeShort(MCF_WTM_WCR, 0);
 #endif

 	/* Set clockspeed to 100MHz */
 	mbar_writeShort(MCF_FMPLL_SYNCR,
 			MCF_FMPLL_SYNCR_MFD(0) | MCF_FMPLL_SYNCR_RFD(0));
 	while (!mbar_readByte(MCF_FMPLL_SYNSR) & MCF_FMPLL_SYNSR_LOCK) ;
 }

 /*
  * initialize higher level parts of CPU like timers
  */
 int cpu_init_r(void)
 {
 	return (0);
 }

 void uart_port_conf(void)
 {
 	/* Setup Ports: */
 	switch (CFG_UART_PORT) {
 	case 0:
 		mbar_writeShort(MCF_GPIO_PAR_UART, MCF_GPIO_PAR_UART_U0TXD |
 				MCF_GPIO_PAR_UART_U0RXD);
 		break;
 	case 1:
 		mbar_writeShort(MCF_GPIO_PAR_UART,
 				MCF_GPIO_PAR_UART_U1RXD_UART1 |
 				MCF_GPIO_PAR_UART_U1TXD_UART1);
 		break;
 	case 2:
 		mbar_writeShort(MCF_GPIO_PAR_UART, 0x3000);
 		break;
 	}
 }
 #endif

 #if defined(CONFIG_M5272)
 /*
  * Breath some life into the CPU...
  *
  * Set up the memory map,
  * initialize a bunch of registers,
  * initialize the UPM's
  */
 void cpu_init_f(void)
 {
 	/* if we come from RAM we assume the CPU is
 	 * already initialized.
 	 */
 #ifndef CONFIG_MONITOR_IS_IN_RAM
 	volatile sysctrl_t *sysctrl = (sysctrl_t *) (CFG_MBAR);
 	volatile gpio_t *gpio = (gpio_t *) (MMAP_GPIO);
 	volatile csctrl_t *csctrl = (csctrl_t *) (MMAP_FBCS);

 	sysctrl->sc_scr = CFG_SCR;
 	sysctrl->sc_spr = CFG_SPR;

 	/* Setup Ports: */
 	gpio->gpio_pacnt = CFG_PACNT;
 	gpio->gpio_paddr = CFG_PADDR;
 	gpio->gpio_padat = CFG_PADAT;
 	gpio->gpio_pbcnt = CFG_PBCNT;
 	gpio->gpio_pbddr = CFG_PBDDR;
 	gpio->gpio_pbdat = CFG_PBDAT;
 	gpio->gpio_pdcnt = CFG_PDCNT;

 	/* Memory Controller: */
 	csctrl->cs_br0 = CFG_BR0_PRELIM;
 	csctrl->cs_or0 = CFG_OR0_PRELIM;

 #if (defined(CFG_OR1_PRELIM) && defined(CFG_BR1_PRELIM))
 	csctrl->cs_br1 = CFG_BR1_PRELIM;
 	csctrl->cs_or1 = CFG_OR1_PRELIM;
 #endif

 #if defined(CFG_OR2_PRELIM) && defined(CFG_BR2_PRELIM)
 	csctrl->cs_br2 = CFG_BR2_PRELIM;
 	csctrl->cs_or2 = CFG_OR2_PRELIM;
 #endif

 #if defined(CFG_OR3_PRELIM) && defined(CFG_BR3_PRELIM)
 	csctrl->cs_br3 = CFG_BR3_PRELIM;
 	csctrl->cs_or3 = CFG_OR3_PRELIM;
 #endif

 #if defined(CFG_OR4_PRELIM) && defined(CFG_BR4_PRELIM)
 	csctrl->cs_br4 = CFG_BR4_PRELIM;
 	csctrl->cs_or4 = CFG_OR4_PRELIM;
 #endif

 #if defined(CFG_OR5_PRELIM) && defined(CFG_BR5_PRELIM)
 	csctrl->cs_br5 = CFG_BR5_PRELIM;
 	csctrl->cs_or5 = CFG_OR5_PRELIM;
 #endif

 #if defined(CFG_OR6_PRELIM) && defined(CFG_BR6_PRELIM)
 	csctrl->cs_br6 = CFG_BR6_PRELIM;
 	csctrl->cs_or6 = CFG_OR6_PRELIM;
 #endif

 #if defined(CFG_OR7_PRELIM) && defined(CFG_BR7_PRELIM)
 	csctrl->cs_br7 = CFG_BR7_PRELIM;
 	csctrl->cs_or7 = CFG_OR7_PRELIM;
 #endif

 #endif				/* #ifndef CONFIG_MONITOR_IS_IN_RAM */

 	/* enable instruction cache now */
 	icache_enable();

 }

 /*
  * initialize higher level parts of CPU like timers
  */
 int cpu_init_r(void)
 {
 	return (0);
 }

 void uart_port_conf(void)
 {
 	volatile gpio_t *gpio = (gpio_t *) MMAP_GPIO;

 	/* Setup Ports: */
 	switch (CFG_UART_PORT) {
 	case 0:
 		gpio->gpio_pbcnt &= ~(GPIO_PBCNT_PB0MSK | GPIO_PBCNT_PB1MSK);
 		gpio->gpio_pbcnt |= (GPIO_PBCNT_URT0_TXD | GPIO_PBCNT_URT0_RXD);
 		break;
 	case 1:
 		gpio->gpio_pdcnt &= ~(GPIO_PDCNT_PD1MSK | GPIO_PDCNT_PD4MSK);
 		gpio->gpio_pdcnt |= (GPIO_PDCNT_URT1_RXD | GPIO_PDCNT_URT1_TXD);
 		break;
 	}
 }
 #endif				/* #if defined(CONFIG_M5272) */

 #if defined(CONFIG_M5275)

 /*
  * Breathe some life into the CPU...
  *
  * Set up the memory map,
  * initialize a bunch of registers,
  * initialize the UPM's
  */
 void cpu_init_f(void)
 {
 	/* if we come from RAM we assume the CPU is
 	 * already initialized.
 	 */

 #ifndef CONFIG_MONITOR_IS_IN_RAM
 	volatile wdog_t *wdog_reg = (wdog_t *)(MMAP_WDOG);
 	volatile gpio_t *gpio_reg = (gpio_t *)(MMAP_GPIO);
 	volatile csctrl_t *csctrl_reg = (csctrl_t *)(MMAP_FBCS);

 	/* Kill watchdog so we can initialize the PLL */
 	wdog_reg->wcr = 0;

 	/* Memory Controller: */
 	/* Flash */
 	csctrl_reg->ar0 = CFG_AR0_PRELIM;
 	csctrl_reg->cr0 = CFG_CR0_PRELIM;
 	csctrl_reg->mr0 = CFG_MR0_PRELIM;

 #if (defined(CFG_AR1_PRELIM) && defined(CFG_CR1_PRELIM) && defined(CFG_MR1_PRELIM))
 	csctrl_reg->ar1 = CFG_AR1_PRELIM;
 	csctrl_reg->cr1 = CFG_CR1_PRELIM;
 	csctrl_reg->mr1 = CFG_MR1_PRELIM;
 #endif

 #if (defined(CFG_AR2_PRELIM) && defined(CFG_CR2_PRELIM) && defined(CFG_MR2_PRELIM))
 	csctrl_reg->ar2 = CFG_AR2_PRELIM;
 	csctrl_reg->cr2 = CFG_CR2_PRELIM;
 	csctrl_reg->mr2 = CFG_MR2_PRELIM;
 #endif

 #if (defined(CFG_AR3_PRELIM) && defined(CFG_CR3_PRELIM) && defined(CFG_MR3_PRELIM))
 	csctrl_reg->ar3 = CFG_AR3_PRELIM;
 	csctrl_reg->cr3 = CFG_CR3_PRELIM;
 	csctrl_reg->mr3 = CFG_MR3_PRELIM;
 #endif

 #if (defined(CFG_AR4_PRELIM) && defined(CFG_CR4_PRELIM) && defined(CFG_MR4_PRELIM))
 	csctrl_reg->ar4 = CFG_AR4_PRELIM;
 	csctrl_reg->cr4 = CFG_CR4_PRELIM;
 	csctrl_reg->mr4 = CFG_MR4_PRELIM;
 #endif

 #if (defined(CFG_AR5_PRELIM) && defined(CFG_CR5_PRELIM) && defined(CFG_MR5_PRELIM))
 	csctrl_reg->ar5 = CFG_AR5_PRELIM;
 	csctrl_reg->cr5 = CFG_CR5_PRELIM;
 	csctrl_reg->mr5 = CFG_MR5_PRELIM;
 #endif

 #if (defined(CFG_AR6_PRELIM) && defined(CFG_CR6_PRELIM) && defined(CFG_MR6_PRELIM))
 	csctrl_reg->ar6 = CFG_AR6_PRELIM;
 	csctrl_reg->cr6 = CFG_CR6_PRELIM;
 	csctrl_reg->mr6 = CFG_MR6_PRELIM;
 #endif

 #if (defined(CFG_AR7_PRELIM) && defined(CFG_CR7_PRELIM) && defined(CFG_MR7_PRELIM))
 	csctrl_reg->ar7 = CFG_AR7_PRELIM;
 	csctrl_reg->cr7 = CFG_CR7_PRELIM;
 	csctrl_reg->mr7 = CFG_MR7_PRELIM;
 #endif

 #endif				/* #ifndef CONFIG_MONITOR_IS_IN_RAM */

 #ifdef CONFIG_FSL_I2C
 	CFG_I2C_PINMUX_REG &= CFG_I2C_PINMUX_CLR;
 	CFG_I2C_PINMUX_REG |= CFG_I2C_PINMUX_SET;
 #endif

 	/* enable instruction cache now */
 	icache_enable();
 }

 /*
  * initialize higher level parts of CPU like timers
  */
 int cpu_init_r(void)
 {
 	return (0);
 }

 void uart_port_conf(void)
 {
 	volatile gpio_t *gpio = (gpio_t *)MMAP_GPIO;

 	/* Setup Ports: */
 	switch (CFG_UART_PORT) {
 	case 0:
 		gpio->par_uart |= UART0_ENABLE_MASK;
 		break;
 	case 1:
 		gpio->par_uart |= UART1_ENABLE_MASK;
 		break;
 	case 2:
 		gpio->par_uart |= UART2_ENABLE_MASK;
 		break;
 	}
 }
 #endif				/* #if defined(CONFIG_M5275) */

 #if defined(CONFIG_M5282)
 /*
  * Breath some life into the CPU...
  *
  * Set up the memory map,
  * initialize a bunch of registers,
  * initialize the UPM's
  */
 void cpu_init_f(void)
 {
 #ifndef CONFIG_WATCHDOG
 	/* disable watchdog if we aren't using it */
 	MCFWTM_WCR = 0;
 #endif

 #ifndef CONFIG_MONITOR_IS_IN_RAM
 	/* Set speed /PLL */
 	MCFCLOCK_SYNCR =
 	    MCFCLOCK_SYNCR_MFD(CFG_MFD) | MCFCLOCK_SYNCR_RFD(CFG_RFD);
 	while (!(MCFCLOCK_SYNSR & MCFCLOCK_SYNSR_LOCK)) ;

 	MCFGPIO_PBCDPAR = 0xc0;

 	/* Set up the GPIO ports */
 #ifdef CFG_PEPAR
 	MCFGPIO_PEPAR = CFG_PEPAR;
 #endif
 #ifdef	CFG_PFPAR
 	MCFGPIO_PFPAR = CFG_PFPAR;
 #endif
 #ifdef CFG_PJPAR
 	MCFGPIO_PJPAR = CFG_PJPAR;
 #endif
 #ifdef CFG_PSDPAR
 	MCFGPIO_PSDPAR = CFG_PSDPAR;
 #endif
 #ifdef CFG_PASPAR
 	MCFGPIO_PASPAR = CFG_PASPAR;
 #endif
 #ifdef CFG_PEHLPAR
 	MCFGPIO_PEHLPAR = CFG_PEHLPAR;
 #endif
 #ifdef CFG_PQSPAR
 	MCFGPIO_PQSPAR = CFG_PQSPAR;
 #endif
 #ifdef CFG_PTCPAR
 	MCFGPIO_PTCPAR = CFG_PTCPAR;
 #endif
 #ifdef CFG_PTDPAR
 	MCFGPIO_PTDPAR = CFG_PTDPAR;
 #endif
 #ifdef CFG_PUAPAR
 	MCFGPIO_PUAPAR = CFG_PUAPAR;
 #endif

 #ifdef CFG_DDRUA
 	MCFGPIO_DDRUA = CFG_DDRUA;
 #endif

 	/* This is probably a bad place to setup chip selects, but everyone
 	   else is doing it! */

 #if defined(CFG_CS0_BASE) & defined(CFG_CS0_SIZE) & \
     defined(CFG_CS0_WIDTH) & defined(CFG_CS0_WS)

 	MCFCSM_CSAR0 = (CFG_CS0_BASE >> 16) & 0xFFFF;

 #if (CFG_CS0_WIDTH == 8)
 #define	 CFG_CS0_PS  MCFCSM_CSCR_PS_8
 #elif (CFG_CS0_WIDTH == 16)
 #define	 CFG_CS0_PS  MCFCSM_CSCR_PS_16
 #elif (CFG_CS0_WIDTH == 32)
 #define	 CFG_CS0_PS  MCFCSM_CSCR_PS_32
 #else
 #error	"CFG_CS0_WIDTH: Fault - wrong bus with for CS0"
 #endif
 	MCFCSM_CSCR0 = MCFCSM_CSCR_WS(CFG_CS0_WS)
 	    | CFG_CS0_PS | MCFCSM_CSCR_AA;

 #if (CFG_CS0_RO != 0)
 	MCFCSM_CSMR0 = MCFCSM_CSMR_BAM(CFG_CS0_SIZE - 1)
 	    | MCFCSM_CSMR_WP | MCFCSM_CSMR_V;
 #else
 	MCFCSM_CSMR0 = MCFCSM_CSMR_BAM(CFG_CS0_SIZE - 1) | MCFCSM_CSMR_V;
 #endif
 #else
 #warning "Chip Select 0 are not initialized/used"
 #endif

 #if defined(CFG_CS1_BASE) & defined(CFG_CS1_SIZE) & \
     defined(CFG_CS1_WIDTH) & defined(CFG_CS1_WS)

 	MCFCSM_CSAR1 = (CFG_CS1_BASE >> 16) & 0xFFFF;

 #if (CFG_CS1_WIDTH == 8)
 #define	 CFG_CS1_PS  MCFCSM_CSCR_PS_8
 #elif (CFG_CS1_WIDTH == 16)
 #define	 CFG_CS1_PS  MCFCSM_CSCR_PS_16
 #elif (CFG_CS1_WIDTH == 32)
 #define	 CFG_CS1_PS  MCFCSM_CSCR_PS_32
 #else
 #error	"CFG_CS1_WIDTH: Fault - wrong bus with for CS1"
 #endif
 	MCFCSM_CSCR1 = MCFCSM_CSCR_WS(CFG_CS1_WS)
 	    | CFG_CS1_PS | MCFCSM_CSCR_AA;

 #if (CFG_CS1_RO != 0)
 	MCFCSM_CSMR1 = MCFCSM_CSMR_BAM(CFG_CS1_SIZE - 1)
 	    | MCFCSM_CSMR_WP | MCFCSM_CSMR_V;
 #else
 	MCFCSM_CSMR1 = MCFCSM_CSMR_BAM(CFG_CS1_SIZE - 1)
 	    | MCFCSM_CSMR_V;
 #endif
 #else
 #warning "Chip Select 1 are not initialized/used"
 #endif

 #if defined(CFG_CS2_BASE) & defined(CFG_CS2_SIZE) & \
     defined(CFG_CS2_WIDTH) & defined(CFG_CS2_WS)

 	MCFCSM_CSAR2 = (CFG_CS2_BASE >> 16) & 0xFFFF;

 #if (CFG_CS2_WIDTH == 8)
 #define	 CFG_CS2_PS  MCFCSM_CSCR_PS_8
 #elif (CFG_CS2_WIDTH == 16)
 #define	 CFG_CS2_PS  MCFCSM_CSCR_PS_16
 #elif (CFG_CS2_WIDTH == 32)
 #define	 CFG_CS2_PS  MCFCSM_CSCR_PS_32
 #else
 #error	"CFG_CS2_WIDTH: Fault - wrong bus with for CS2"
 #endif
 	MCFCSM_CSCR2 = MCFCSM_CSCR_WS(CFG_CS2_WS)
 	    | CFG_CS2_PS | MCFCSM_CSCR_AA;

 #if (CFG_CS2_RO != 0)
 	MCFCSM_CSMR2 = MCFCSM_CSMR_BAM(CFG_CS2_SIZE - 1)
 	    | MCFCSM_CSMR_WP | MCFCSM_CSMR_V;
 #else
 	MCFCSM_CSMR2 = MCFCSM_CSMR_BAM(CFG_CS2_SIZE - 1)
 	    | MCFCSM_CSMR_V;
 #endif
 #else
 #warning "Chip Select 2 are not initialized/used"
 #endif

 #if defined(CFG_CS3_BASE) & defined(CFG_CS3_SIZE) & \
     defined(CFG_CS3_WIDTH) & defined(CFG_CS3_WS)

 	MCFCSM_CSAR3 = (CFG_CS3_BASE >> 16) & 0xFFFF;

 #if (CFG_CS3_WIDTH == 8)
 #define	 CFG_CS3_PS  MCFCSM_CSCR_PS_8
 #elif (CFG_CS3_WIDTH == 16)
 #define	 CFG_CS3_PS  MCFCSM_CSCR_PS_16
 #elif (CFG_CS3_WIDTH == 32)
 #define	 CFG_CS3_PS  MCFCSM_CSCR_PS_32
 #else
 #error	"CFG_CS3_WIDTH: Fault - wrong bus with for CS1"
 #endif
 	MCFCSM_CSCR3 = MCFCSM_CSCR_WS(CFG_CS3_WS)
 	    | CFG_CS3_PS | MCFCSM_CSCR_AA;

 #if (CFG_CS3_RO != 0)
 	MCFCSM_CSMR3 = MCFCSM_CSMR_BAM(CFG_CS3_SIZE - 1)
 	    | MCFCSM_CSMR_WP | MCFCSM_CSMR_V;
 #else
 	MCFCSM_CSMR3 = MCFCSM_CSMR_BAM(CFG_CS3_SIZE - 1)
 	    | MCFCSM_CSMR_V;
 #endif
 #else
 #warning "Chip Select 3 are not initialized/used"
 #endif

 #endif				/* CONFIG_MONITOR_IS_IN_RAM */

 	/* defer enabling cache until boot (see do_go) */
 	/* icache_enable(); */
 }

 /*
  * initialize higher level parts of CPU like timers
  */
 int cpu_init_r(void)
 {
 	return (0);
 }

 void uart_port_conf(void)
 {
 	/* Setup Ports: */
 	switch (CFG_UART_PORT) {
 	case 0:
 		MCFGPIO_PUAPAR &= 0xFc;
 		MCFGPIO_PUAPAR |= 0x03;
 		break;
 	case 1:
 		MCFGPIO_PUAPAR &= 0xF3;
 		MCFGPIO_PUAPAR |= 0x0C;
 		break;
 	case 2:
 		MCFGPIO_PASPAR &= 0xFF0F;
 		MCFGPIO_PASPAR |= 0x00A0;
 		break;
 	}
 }
 #endif

 #if defined(CONFIG_M5249)
 /*
  * Breath some life into the CPU...
  *
  * Set up the memory map,
  * initialize a bunch of registers,
  * initialize the UPM's
  */
 void cpu_init_f(void)
 {
 	/*
 	 *  NOTE: by setting the GPIO_FUNCTION registers, we ensure that the UART pins
 	 *        (UART0: gpio 30,27, UART1: gpio 31, 28) will be used as UART pins
 	 *        which is their primary function.
 	 *        ~Jeremy
 	 */
 	mbar2_writeLong(MCFSIM_GPIO_FUNC, CFG_GPIO_FUNC);
 	mbar2_writeLong(MCFSIM_GPIO1_FUNC, CFG_GPIO1_FUNC);
 	mbar2_writeLong(MCFSIM_GPIO_EN, CFG_GPIO_EN);
 	mbar2_writeLong(MCFSIM_GPIO1_EN, CFG_GPIO1_EN);
 	mbar2_writeLong(MCFSIM_GPIO_OUT, CFG_GPIO_OUT);
 	mbar2_writeLong(MCFSIM_GPIO1_OUT, CFG_GPIO1_OUT);

 	/*
 	 *  dBug Compliance:
 	 *    You can verify these values by using dBug's 'ird'
 	 *    (Internal Register Display) command
 	 *    ~Jeremy
 	 *
 	 */
 	mbar_writeByte(MCFSIM_MPARK, 0x30);	/* 5249 Internal Core takes priority over DMA */
 	mbar_writeByte(MCFSIM_SYPCR, 0x00);
 	mbar_writeByte(MCFSIM_SWIVR, 0x0f);
 	mbar_writeByte(MCFSIM_SWSR, 0x00);
 	mbar_writeLong(MCFSIM_IMR, 0xfffffbff);
 	mbar_writeByte(MCFSIM_SWDICR, 0x00);
 	mbar_writeByte(MCFSIM_TIMER1ICR, 0x00);
 	mbar_writeByte(MCFSIM_TIMER2ICR, 0x88);
 	mbar_writeByte(MCFSIM_I2CICR, 0x00);
 	mbar_writeByte(MCFSIM_UART1ICR, 0x00);
 	mbar_writeByte(MCFSIM_UART2ICR, 0x00);
 	mbar_writeByte(MCFSIM_ICR6, 0x00);
 	mbar_writeByte(MCFSIM_ICR7, 0x00);
 	mbar_writeByte(MCFSIM_ICR8, 0x00);
 	mbar_writeByte(MCFSIM_ICR9, 0x00);
 	mbar_writeByte(MCFSIM_QSPIICR, 0x00);

 	mbar2_writeLong(MCFSIM_GPIO_INT_EN, 0x00000080);
 	mbar2_writeByte(MCFSIM_INTBASE, 0x40);	/* Base interrupts at 64 */
 	mbar2_writeByte(MCFSIM_SPURVEC, 0x00);
 	mbar2_writeLong(MCFSIM_IDECONFIG1, 0x00000020);	/* Enable a 1 cycle pre-drive cycle on CS1 */

 	/* Setup interrupt priorities for gpio7 */
 	/* mbar2_writeLong(MCFSIM_INTLEV5, 0x70000000); */

 	/* IDE Config registers */
 	mbar2_writeLong(MCFSIM_IDECONFIG1, 0x00000020);
 	mbar2_writeLong(MCFSIM_IDECONFIG2, 0x00000000);

 	/*
 	 *  Setup chip selects...
 	 */

 	mbar_writeShort(MCFSIM_CSAR1, CFG_CSAR1);
 	mbar_writeShort(MCFSIM_CSCR1, CFG_CSCR1);
 	mbar_writeLong(MCFSIM_CSMR1, CFG_CSMR1);

 	mbar_writeShort(MCFSIM_CSAR0, CFG_CSAR0);
 	mbar_writeShort(MCFSIM_CSCR0, CFG_CSCR0);
 	mbar_writeLong(MCFSIM_CSMR0, CFG_CSMR0);

 	/* enable instruction cache now */
 	icache_enable();
 }

 /*
  * initialize higher level parts of CPU like timers
  */
 int cpu_init_r(void)
 {
 	return (0);
 }

 void uart_port_conf(void)
 {
 	/* Setup Ports: */
 	switch (CFG_UART_PORT) {
 	case 0:
 		break;
 	case 1:
 		break;
 	}
 }
 #endif				/* #if defined(CONFIG_M5249) */
	/*
	* (C) Copyright 2003
	* Josef Baumgartner <josef.baumgartner@telex.de>
	*
	* MCF5282 additionals
	* (C) Copyright 2005
	* BuS Elektronik GmbH & Co. KG <esw@bus-elektronik.de>
	*
	* Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
	* TsiChung Liew (Tsi-Chung.Liew@freescale.com)
	* Hayden Fraser (Hayden.Fraser@freescale.com)
	*
	* MCF5275 additions
	* Copyright (C) 2008 Arthur Shipkowski (art@videon-central.com)
	*
	* See file CREDITS for list of people who contributed to this
	* project.
	*
	* This program is free software; you can redistribute it and/or
	* modify it under the terms of the GNU General Public License as
	* published by the Free Software Foundation; either version 2 of
	* the License, or (at your option) any later version.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	* MA 02111-1307 USA
	*/

	#include <common.h>
	#include <watchdog.h>
	#include <asm/immap.h>

	#if defined(CONFIG_M5253)
	/*
	* Breath some life into the CPU...
	*
	* Set up the memory map,
	* initialize a bunch of registers,
	* initialize the UPM's
	*/
	void cpu_init_f(void)
	{
	mbar_writeByte(MCFSIM_MPARK, 0x40); /* 5249 Internal Core takes priority over DMA */
	mbar_writeByte(MCFSIM_SYPCR, 0x00);
	mbar_writeByte(MCFSIM_SWIVR, 0x0f);
	mbar_writeByte(MCFSIM_SWSR, 0x00);
	mbar_writeByte(MCFSIM_SWDICR, 0x00);
	mbar_writeByte(MCFSIM_TIMER1ICR, 0x00);
	mbar_writeByte(MCFSIM_TIMER2ICR, 0x88);
	mbar_writeByte(MCFSIM_I2CICR, 0x00);
	mbar_writeByte(MCFSIM_UART1ICR, 0x00);
	mbar_writeByte(MCFSIM_UART2ICR, 0x00);
	mbar_writeByte(MCFSIM_ICR6, 0x00);
	mbar_writeByte(MCFSIM_ICR7, 0x00);
	mbar_writeByte(MCFSIM_ICR8, 0x00);
	mbar_writeByte(MCFSIM_ICR9, 0x00);
	mbar_writeByte(MCFSIM_QSPIICR, 0x00);

	mbar2_writeLong(MCFSIM_GPIO_INT_EN, 0x00000080);
	mbar2_writeByte(MCFSIM_INTBASE, 0x40); /* Base interrupts at 64 */
	mbar2_writeByte(MCFSIM_SPURVEC, 0x00);

	/mbar2_writeLong(MCFSIM_IDECONFIG1, 0x00000020); / /* Enable a 1 cycle pre-drive cycle on CS1 */

	/*
	* Setup chip selects...
	*/

	mbar_writeShort(MCFSIM_CSAR1, CFG_CSAR1);
	mbar_writeShort(MCFSIM_CSCR1, CFG_CSCR1);
	mbar_writeLong(MCFSIM_CSMR1, CFG_CSMR1);

	mbar_writeShort(MCFSIM_CSAR0, CFG_CSAR0);
	mbar_writeShort(MCFSIM_CSCR0, CFG_CSCR0);
	mbar_writeLong(MCFSIM_CSMR0, CFG_CSMR0);

	#ifdef CONFIG_FSL_I2C
	CFG_I2C_PINMUX_REG = CFG_I2C_PINMUX_REG & CFG_I2C_PINMUX_CLR;
	CFG_I2C_PINMUX_REG \|= CFG_I2C_PINMUX_SET;
	#ifdef CFG_I2C2_OFFSET
	CFG_I2C2_PINMUX_REG &= CFG_I2C2_PINMUX_CLR;
	CFG_I2C2_PINMUX_REG \|= CFG_I2C2_PINMUX_SET;
	#endif
	#endif

	/* enable instruction cache now */
	icache_enable();
	}

	/initialize higher level parts of CPU like timers /
	int cpu_init_r(void)
	{
	return (0);
	}

	void uart_port_conf(void)
	{
	/* Setup Ports: */
	switch (CFG_UART_PORT) {
	case 0:
	break;
	case 1:
	break;
	case 2:
	break;
	}
	}
	#endif /* #if defined(CONFIG_M5253) */

	#if defined(CONFIG_M5271)
	void cpu_init_f(void)
	{
	#ifndef CONFIG_WATCHDOG
	/* Disable the watchdog if we aren't using it */
	mbar_writeShort(MCF_WTM_WCR, 0);
	#endif

	/* Set clockspeed to 100MHz */
	mbar_writeShort(MCF_FMPLL_SYNCR,
	MCF_FMPLL_SYNCR_MFD(0) \| MCF_FMPLL_SYNCR_RFD(0));
	while (!mbar_readByte(MCF_FMPLL_SYNSR) & MCF_FMPLL_SYNSR_LOCK) ;
	}

	/*
	* initialize higher level parts of CPU like timers
	*/
	int cpu_init_r(void)
	{
	return (0);
	}

	void uart_port_conf(void)
	{
	/* Setup Ports: */
	switch (CFG_UART_PORT) {
	case 0:
	mbar_writeShort(MCF_GPIO_PAR_UART, MCF_GPIO_PAR_UART_U0TXD \|
	MCF_GPIO_PAR_UART_U0RXD);
	break;
	case 1:
	mbar_writeShort(MCF_GPIO_PAR_UART,
	MCF_GPIO_PAR_UART_U1RXD_UART1 \|
	MCF_GPIO_PAR_UART_U1TXD_UART1);
	break;
	case 2:
	mbar_writeShort(MCF_GPIO_PAR_UART, 0x3000);
	break;
	}
	}
	#endif

	#if defined(CONFIG_M5272)
	/*
	* Breath some life into the CPU...
	*
	* Set up the memory map,
	* initialize a bunch of registers,
	* initialize the UPM's
	*/
	void cpu_init_f(void)
	{
	/* if we come from RAM we assume the CPU is
	* already initialized.
	*/
	#ifndef CONFIG_MONITOR_IS_IN_RAM
	volatile sysctrl_t sysctrl = (sysctrl_t ) (CFG_MBAR);
	volatile gpio_t gpio = (gpio_t ) (MMAP_GPIO);
	volatile csctrl_t csctrl = (csctrl_t ) (MMAP_FBCS);

	sysctrl->sc_scr = CFG_SCR;
	sysctrl->sc_spr = CFG_SPR;

	/* Setup Ports: */
	gpio->gpio_pacnt = CFG_PACNT;
	gpio->gpio_paddr = CFG_PADDR;
	gpio->gpio_padat = CFG_PADAT;
	gpio->gpio_pbcnt = CFG_PBCNT;
	gpio->gpio_pbddr = CFG_PBDDR;
	gpio->gpio_pbdat = CFG_PBDAT;
	gpio->gpio_pdcnt = CFG_PDCNT;

	/* Memory Controller: */
	csctrl->cs_br0 = CFG_BR0_PRELIM;
	csctrl->cs_or0 = CFG_OR0_PRELIM;

	#if (defined(CFG_OR1_PRELIM) && defined(CFG_BR1_PRELIM))
	csctrl->cs_br1 = CFG_BR1_PRELIM;
	csctrl->cs_or1 = CFG_OR1_PRELIM;
	#endif

	#if defined(CFG_OR2_PRELIM) && defined(CFG_BR2_PRELIM)
	csctrl->cs_br2 = CFG_BR2_PRELIM;
	csctrl->cs_or2 = CFG_OR2_PRELIM;
	#endif

	#if defined(CFG_OR3_PRELIM) && defined(CFG_BR3_PRELIM)
	csctrl->cs_br3 = CFG_BR3_PRELIM;
	csctrl->cs_or3 = CFG_OR3_PRELIM;
	#endif

	#if defined(CFG_OR4_PRELIM) && defined(CFG_BR4_PRELIM)
	csctrl->cs_br4 = CFG_BR4_PRELIM;
	csctrl->cs_or4 = CFG_OR4_PRELIM;
	#endif

	#if defined(CFG_OR5_PRELIM) && defined(CFG_BR5_PRELIM)
	csctrl->cs_br5 = CFG_BR5_PRELIM;
	csctrl->cs_or5 = CFG_OR5_PRELIM;
	#endif

	#if defined(CFG_OR6_PRELIM) && defined(CFG_BR6_PRELIM)
	csctrl->cs_br6 = CFG_BR6_PRELIM;
	csctrl->cs_or6 = CFG_OR6_PRELIM;
	#endif

	#if defined(CFG_OR7_PRELIM) && defined(CFG_BR7_PRELIM)
	csctrl->cs_br7 = CFG_BR7_PRELIM;
	csctrl->cs_or7 = CFG_OR7_PRELIM;
	#endif

	#endif /* #ifndef CONFIG_MONITOR_IS_IN_RAM */

	/* enable instruction cache now */
	icache_enable();

	}

	/*
	* initialize higher level parts of CPU like timers
	*/
	int cpu_init_r(void)
	{
	return (0);
	}

	void uart_port_conf(void)
	{
	volatile gpio_t gpio = (gpio_t ) MMAP_GPIO;

	/* Setup Ports: */
	switch (CFG_UART_PORT) {
	case 0:
	gpio->gpio_pbcnt &= ~(GPIO_PBCNT_PB0MSK \| GPIO_PBCNT_PB1MSK);
	gpio->gpio_pbcnt \|= (GPIO_PBCNT_URT0_TXD \| GPIO_PBCNT_URT0_RXD);
	break;
	case 1:
	gpio->gpio_pdcnt &= ~(GPIO_PDCNT_PD1MSK \| GPIO_PDCNT_PD4MSK);
	gpio->gpio_pdcnt \|= (GPIO_PDCNT_URT1_RXD \| GPIO_PDCNT_URT1_TXD);
	break;
	}
	}
	#endif /* #if defined(CONFIG_M5272) */

	#if defined(CONFIG_M5275)

	/*
	* Breathe some life into the CPU...
	*
	* Set up the memory map,
	* initialize a bunch of registers,
	* initialize the UPM's
	*/
	void cpu_init_f(void)
	{
	/* if we come from RAM we assume the CPU is
	* already initialized.
	*/

	#ifndef CONFIG_MONITOR_IS_IN_RAM
	volatile wdog_t wdog_reg = (wdog_t )(MMAP_WDOG);
	volatile gpio_t gpio_reg = (gpio_t )(MMAP_GPIO);
	volatile csctrl_t csctrl_reg = (csctrl_t )(MMAP_FBCS);

	/* Kill watchdog so we can initialize the PLL */
	wdog_reg->wcr = 0;

	/* Memory Controller: */
	/* Flash */
	csctrl_reg->ar0 = CFG_AR0_PRELIM;
	csctrl_reg->cr0 = CFG_CR0_PRELIM;
	csctrl_reg->mr0 = CFG_MR0_PRELIM;

	#if (defined(CFG_AR1_PRELIM) && defined(CFG_CR1_PRELIM) && defined(CFG_MR1_PRELIM))
	csctrl_reg->ar1 = CFG_AR1_PRELIM;
	csctrl_reg->cr1 = CFG_CR1_PRELIM;
	csctrl_reg->mr1 = CFG_MR1_PRELIM;
	#endif

	#if (defined(CFG_AR2_PRELIM) && defined(CFG_CR2_PRELIM) && defined(CFG_MR2_PRELIM))
	csctrl_reg->ar2 = CFG_AR2_PRELIM;
	csctrl_reg->cr2 = CFG_CR2_PRELIM;
	csctrl_reg->mr2 = CFG_MR2_PRELIM;
	#endif

	#if (defined(CFG_AR3_PRELIM) && defined(CFG_CR3_PRELIM) && defined(CFG_MR3_PRELIM))
	csctrl_reg->ar3 = CFG_AR3_PRELIM;
	csctrl_reg->cr3 = CFG_CR3_PRELIM;
	csctrl_reg->mr3 = CFG_MR3_PRELIM;
	#endif

	#if (defined(CFG_AR4_PRELIM) && defined(CFG_CR4_PRELIM) && defined(CFG_MR4_PRELIM))
	csctrl_reg->ar4 = CFG_AR4_PRELIM;
	csctrl_reg->cr4 = CFG_CR4_PRELIM;
	csctrl_reg->mr4 = CFG_MR4_PRELIM;
	#endif

	#if (defined(CFG_AR5_PRELIM) && defined(CFG_CR5_PRELIM) && defined(CFG_MR5_PRELIM))
	csctrl_reg->ar5 = CFG_AR5_PRELIM;
	csctrl_reg->cr5 = CFG_CR5_PRELIM;
	csctrl_reg->mr5 = CFG_MR5_PRELIM;
	#endif

	#if (defined(CFG_AR6_PRELIM) && defined(CFG_CR6_PRELIM) && defined(CFG_MR6_PRELIM))
	csctrl_reg->ar6 = CFG_AR6_PRELIM;
	csctrl_reg->cr6 = CFG_CR6_PRELIM;
	csctrl_reg->mr6 = CFG_MR6_PRELIM;
	#endif

	#if (defined(CFG_AR7_PRELIM) && defined(CFG_CR7_PRELIM) && defined(CFG_MR7_PRELIM))
	csctrl_reg->ar7 = CFG_AR7_PRELIM;
	csctrl_reg->cr7 = CFG_CR7_PRELIM;
	csctrl_reg->mr7 = CFG_MR7_PRELIM;
	#endif

	#endif /* #ifndef CONFIG_MONITOR_IS_IN_RAM */

	#ifdef CONFIG_FSL_I2C
	CFG_I2C_PINMUX_REG &= CFG_I2C_PINMUX_CLR;
	CFG_I2C_PINMUX_REG \|= CFG_I2C_PINMUX_SET;
	#endif

	/* enable instruction cache now */
	icache_enable();
	}

	/*
	* initialize higher level parts of CPU like timers
	*/
	int cpu_init_r(void)
	{
	return (0);
	}

	void uart_port_conf(void)
	{
	volatile gpio_t gpio = (gpio_t )MMAP_GPIO;

	/* Setup Ports: */
	switch (CFG_UART_PORT) {
	case 0:
	gpio->par_uart \|= UART0_ENABLE_MASK;
	break;
	case 1:
	gpio->par_uart \|= UART1_ENABLE_MASK;
	break;
	case 2:
	gpio->par_uart \|= UART2_ENABLE_MASK;
	break;
	}
	}
	#endif /* #if defined(CONFIG_M5275) */

	#if defined(CONFIG_M5282)
	/*
	* Breath some life into the CPU...
	*
	* Set up the memory map,
	* initialize a bunch of registers,
	* initialize the UPM's
	*/
	void cpu_init_f(void)
	{
	#ifndef CONFIG_WATCHDOG
	/* disable watchdog if we aren't using it */
	MCFWTM_WCR = 0;
	#endif

	#ifndef CONFIG_MONITOR_IS_IN_RAM
	/* Set speed /PLL */
	MCFCLOCK_SYNCR =
	MCFCLOCK_SYNCR_MFD(CFG_MFD) \| MCFCLOCK_SYNCR_RFD(CFG_RFD);
	while (!(MCFCLOCK_SYNSR & MCFCLOCK_SYNSR_LOCK)) ;

	MCFGPIO_PBCDPAR = 0xc0;

	/* Set up the GPIO ports */
	#ifdef CFG_PEPAR
	MCFGPIO_PEPAR = CFG_PEPAR;
	#endif
	#ifdef CFG_PFPAR
	MCFGPIO_PFPAR = CFG_PFPAR;
	#endif
	#ifdef CFG_PJPAR
	MCFGPIO_PJPAR = CFG_PJPAR;
	#endif
	#ifdef CFG_PSDPAR
	MCFGPIO_PSDPAR = CFG_PSDPAR;
	#endif
	#ifdef CFG_PASPAR
	MCFGPIO_PASPAR = CFG_PASPAR;
	#endif
	#ifdef CFG_PEHLPAR
	MCFGPIO_PEHLPAR = CFG_PEHLPAR;
	#endif
	#ifdef CFG_PQSPAR
	MCFGPIO_PQSPAR = CFG_PQSPAR;
	#endif
	#ifdef CFG_PTCPAR
	MCFGPIO_PTCPAR = CFG_PTCPAR;
	#endif
	#ifdef CFG_PTDPAR
	MCFGPIO_PTDPAR = CFG_PTDPAR;
	#endif
	#ifdef CFG_PUAPAR
	MCFGPIO_PUAPAR = CFG_PUAPAR;
	#endif

	#ifdef CFG_DDRUA
	MCFGPIO_DDRUA = CFG_DDRUA;
	#endif

	/* This is probably a bad place to setup chip selects, but everyone
	else is doing it! */

	#if defined(CFG_CS0_BASE) & defined(CFG_CS0_SIZE) & \
	defined(CFG_CS0_WIDTH) & defined(CFG_CS0_WS)

	MCFCSM_CSAR0 = (CFG_CS0_BASE >> 16) & 0xFFFF;

	#if (CFG_CS0_WIDTH == 8)
	#define CFG_CS0_PS MCFCSM_CSCR_PS_8
	#elif (CFG_CS0_WIDTH == 16)
	#define CFG_CS0_PS MCFCSM_CSCR_PS_16
	#elif (CFG_CS0_WIDTH == 32)
	#define CFG_CS0_PS MCFCSM_CSCR_PS_32
	#else
	#error "CFG_CS0_WIDTH: Fault - wrong bus with for CS0"
	#endif
	MCFCSM_CSCR0 = MCFCSM_CSCR_WS(CFG_CS0_WS)
	\| CFG_CS0_PS \| MCFCSM_CSCR_AA;

	#if (CFG_CS0_RO != 0)
	MCFCSM_CSMR0 = MCFCSM_CSMR_BAM(CFG_CS0_SIZE - 1)
	\| MCFCSM_CSMR_WP \| MCFCSM_CSMR_V;
	#else
	MCFCSM_CSMR0 = MCFCSM_CSMR_BAM(CFG_CS0_SIZE - 1) \| MCFCSM_CSMR_V;
	#endif
	#else
	#warning "Chip Select 0 are not initialized/used"
	#endif

	#if defined(CFG_CS1_BASE) & defined(CFG_CS1_SIZE) & \
	defined(CFG_CS1_WIDTH) & defined(CFG_CS1_WS)

	MCFCSM_CSAR1 = (CFG_CS1_BASE >> 16) & 0xFFFF;

	#if (CFG_CS1_WIDTH == 8)
	#define CFG_CS1_PS MCFCSM_CSCR_PS_8
	#elif (CFG_CS1_WIDTH == 16)
	#define CFG_CS1_PS MCFCSM_CSCR_PS_16
	#elif (CFG_CS1_WIDTH == 32)
	#define CFG_CS1_PS MCFCSM_CSCR_PS_32
	#else
	#error "CFG_CS1_WIDTH: Fault - wrong bus with for CS1"
	#endif
	MCFCSM_CSCR1 = MCFCSM_CSCR_WS(CFG_CS1_WS)
	\| CFG_CS1_PS \| MCFCSM_CSCR_AA;

	#if (CFG_CS1_RO != 0)
	MCFCSM_CSMR1 = MCFCSM_CSMR_BAM(CFG_CS1_SIZE - 1)
	\| MCFCSM_CSMR_WP \| MCFCSM_CSMR_V;
	#else
	MCFCSM_CSMR1 = MCFCSM_CSMR_BAM(CFG_CS1_SIZE - 1)
	\| MCFCSM_CSMR_V;
	#endif
	#else
	#warning "Chip Select 1 are not initialized/used"
	#endif

	#if defined(CFG_CS2_BASE) & defined(CFG_CS2_SIZE) & \
	defined(CFG_CS2_WIDTH) & defined(CFG_CS2_WS)

	MCFCSM_CSAR2 = (CFG_CS2_BASE >> 16) & 0xFFFF;

	#if (CFG_CS2_WIDTH == 8)
	#define CFG_CS2_PS MCFCSM_CSCR_PS_8
	#elif (CFG_CS2_WIDTH == 16)
	#define CFG_CS2_PS MCFCSM_CSCR_PS_16
	#elif (CFG_CS2_WIDTH == 32)
	#define CFG_CS2_PS MCFCSM_CSCR_PS_32
	#else
	#error "CFG_CS2_WIDTH: Fault - wrong bus with for CS2"
	#endif
	MCFCSM_CSCR2 = MCFCSM_CSCR_WS(CFG_CS2_WS)
	\| CFG_CS2_PS \| MCFCSM_CSCR_AA;

	#if (CFG_CS2_RO != 0)
	MCFCSM_CSMR2 = MCFCSM_CSMR_BAM(CFG_CS2_SIZE - 1)
	\| MCFCSM_CSMR_WP \| MCFCSM_CSMR_V;
	#else
	MCFCSM_CSMR2 = MCFCSM_CSMR_BAM(CFG_CS2_SIZE - 1)
	\| MCFCSM_CSMR_V;
	#endif
	#else
	#warning "Chip Select 2 are not initialized/used"
	#endif

	#if defined(CFG_CS3_BASE) & defined(CFG_CS3_SIZE) & \
	defined(CFG_CS3_WIDTH) & defined(CFG_CS3_WS)

	MCFCSM_CSAR3 = (CFG_CS3_BASE >> 16) & 0xFFFF;

	#if (CFG_CS3_WIDTH == 8)
	#define CFG_CS3_PS MCFCSM_CSCR_PS_8
	#elif (CFG_CS3_WIDTH == 16)
	#define CFG_CS3_PS MCFCSM_CSCR_PS_16
	#elif (CFG_CS3_WIDTH == 32)
	#define CFG_CS3_PS MCFCSM_CSCR_PS_32
	#else
	#error "CFG_CS3_WIDTH: Fault - wrong bus with for CS1"
	#endif
	MCFCSM_CSCR3 = MCFCSM_CSCR_WS(CFG_CS3_WS)
	\| CFG_CS3_PS \| MCFCSM_CSCR_AA;

	#if (CFG_CS3_RO != 0)
	MCFCSM_CSMR3 = MCFCSM_CSMR_BAM(CFG_CS3_SIZE - 1)
	\| MCFCSM_CSMR_WP \| MCFCSM_CSMR_V;
	#else
	MCFCSM_CSMR3 = MCFCSM_CSMR_BAM(CFG_CS3_SIZE - 1)
	\| MCFCSM_CSMR_V;
	#endif
	#else
	#warning "Chip Select 3 are not initialized/used"
	#endif

	#endif /* CONFIG_MONITOR_IS_IN_RAM */

	/* defer enabling cache until boot (see do_go) */
	/* icache_enable(); */
	}

	/*
	* initialize higher level parts of CPU like timers
	*/
	int cpu_init_r(void)
	{
	return (0);
	}

	void uart_port_conf(void)
	{
	/* Setup Ports: */
	switch (CFG_UART_PORT) {
	case 0:
	MCFGPIO_PUAPAR &= 0xFc;
	MCFGPIO_PUAPAR \|= 0x03;
	break;
	case 1:
	MCFGPIO_PUAPAR &= 0xF3;
	MCFGPIO_PUAPAR \|= 0x0C;
	break;
	case 2:
	MCFGPIO_PASPAR &= 0xFF0F;
	MCFGPIO_PASPAR \|= 0x00A0;
	break;
	}
	}
	#endif

	#if defined(CONFIG_M5249)
	/*
	* Breath some life into the CPU...
	*
	* Set up the memory map,
	* initialize a bunch of registers,
	* initialize the UPM's
	*/
	void cpu_init_f(void)
	{
	/*
	* NOTE: by setting the GPIO_FUNCTION registers, we ensure that the UART pins
	* (UART0: gpio 30,27, UART1: gpio 31, 28) will be used as UART pins
	* which is their primary function.
	* ~Jeremy
	*/
	mbar2_writeLong(MCFSIM_GPIO_FUNC, CFG_GPIO_FUNC);
	mbar2_writeLong(MCFSIM_GPIO1_FUNC, CFG_GPIO1_FUNC);
	mbar2_writeLong(MCFSIM_GPIO_EN, CFG_GPIO_EN);
	mbar2_writeLong(MCFSIM_GPIO1_EN, CFG_GPIO1_EN);
	mbar2_writeLong(MCFSIM_GPIO_OUT, CFG_GPIO_OUT);
	mbar2_writeLong(MCFSIM_GPIO1_OUT, CFG_GPIO1_OUT);

	/*
	* dBug Compliance:
	* You can verify these values by using dBug's 'ird'
	* (Internal Register Display) command
	* ~Jeremy
	*
	*/
	mbar_writeByte(MCFSIM_MPARK, 0x30); /* 5249 Internal Core takes priority over DMA */
	mbar_writeByte(MCFSIM_SYPCR, 0x00);
	mbar_writeByte(MCFSIM_SWIVR, 0x0f);
	mbar_writeByte(MCFSIM_SWSR, 0x00);
	mbar_writeLong(MCFSIM_IMR, 0xfffffbff);
	mbar_writeByte(MCFSIM_SWDICR, 0x00);
	mbar_writeByte(MCFSIM_TIMER1ICR, 0x00);
	mbar_writeByte(MCFSIM_TIMER2ICR, 0x88);
	mbar_writeByte(MCFSIM_I2CICR, 0x00);
	mbar_writeByte(MCFSIM_UART1ICR, 0x00);
	mbar_writeByte(MCFSIM_UART2ICR, 0x00);
	mbar_writeByte(MCFSIM_ICR6, 0x00);
	mbar_writeByte(MCFSIM_ICR7, 0x00);
	mbar_writeByte(MCFSIM_ICR8, 0x00);
	mbar_writeByte(MCFSIM_ICR9, 0x00);
	mbar_writeByte(MCFSIM_QSPIICR, 0x00);

	mbar2_writeLong(MCFSIM_GPIO_INT_EN, 0x00000080);
	mbar2_writeByte(MCFSIM_INTBASE, 0x40); /* Base interrupts at 64 */
	mbar2_writeByte(MCFSIM_SPURVEC, 0x00);
	mbar2_writeLong(MCFSIM_IDECONFIG1, 0x00000020); /* Enable a 1 cycle pre-drive cycle on CS1 */

	/* Setup interrupt priorities for gpio7 */
	/* mbar2_writeLong(MCFSIM_INTLEV5, 0x70000000); */

	/* IDE Config registers */
	mbar2_writeLong(MCFSIM_IDECONFIG1, 0x00000020);
	mbar2_writeLong(MCFSIM_IDECONFIG2, 0x00000000);

	/*
	* Setup chip selects...
	*/

	mbar_writeShort(MCFSIM_CSAR1, CFG_CSAR1);
	mbar_writeShort(MCFSIM_CSCR1, CFG_CSCR1);
	mbar_writeLong(MCFSIM_CSMR1, CFG_CSMR1);

	mbar_writeShort(MCFSIM_CSAR0, CFG_CSAR0);
	mbar_writeShort(MCFSIM_CSCR0, CFG_CSCR0);
	mbar_writeLong(MCFSIM_CSMR0, CFG_CSMR0);

	/* enable instruction cache now */
	icache_enable();
	}

	/*
	* initialize higher level parts of CPU like timers
	*/
	int cpu_init_r(void)
	{
	return (0);
	}

	void uart_port_conf(void)
	{
	/* Setup Ports: */
	switch (CFG_UART_PORT) {
	case 0:
	break;
	case 1:
	break;
	}
	}
	#endif /* #if defined(CONFIG_M5249) */