| /* |
| * (C) Copyright 2011 Freescale Semiconductor, Inc. |
| * Author: Fabio Estevam <fabio.estevam@freescale.com> |
| * |
| * Based on m28evk.h: |
| * Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com> |
| * on behalf of DENX Software Engineering GmbH |
| * |
| * This program is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation; either version 2 of |
| * the License, or (at your option) any later version. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| */ |
| #ifndef __MX28EVK_CONFIG_H__ |
| #define __MX28EVK_CONFIG_H__ |
| |
| /* |
| * SoC configurations |
| */ |
| #define CONFIG_MX28 /* i.MX28 SoC */ |
| |
| #define CONFIG_MXS_GPIO /* GPIO control */ |
| #define CONFIG_SYS_HZ 1000 /* Ticks per second */ |
| |
| #define CONFIG_MACH_TYPE MACH_TYPE_MX28EVK |
| |
| #include <asm/arch/regs-base.h> |
| |
| #define CONFIG_SYS_NO_FLASH |
| #define CONFIG_BOARD_EARLY_INIT_F |
| #define CONFIG_ARCH_MISC_INIT |
| |
| /* |
| * SPL |
| */ |
| #define CONFIG_SPL |
| #define CONFIG_SPL_NO_CPU_SUPPORT_CODE |
| #define CONFIG_SPL_START_S_PATH "arch/arm/cpu/arm926ejs/mxs" |
| #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/arm926ejs/mxs/u-boot-spl.lds" |
| #define CONFIG_SPL_LIBCOMMON_SUPPORT |
| #define CONFIG_SPL_LIBGENERIC_SUPPORT |
| #define CONFIG_SPL_GPIO_SUPPORT |
| |
| /* |
| * U-Boot Commands |
| */ |
| #include <config_cmd_default.h> |
| #define CONFIG_DISPLAY_CPUINFO |
| #define CONFIG_DOS_PARTITION |
| |
| #define CONFIG_CMD_CACHE |
| #define CONFIG_CMD_DATE |
| #define CONFIG_CMD_DHCP |
| #define CONFIG_CMD_FAT |
| #define CONFIG_CMD_GPIO |
| #define CONFIG_CMD_MII |
| #define CONFIG_CMD_MMC |
| #define CONFIG_CMD_NET |
| #define CONFIG_CMD_NFS |
| #define CONFIG_CMD_PING |
| #define CONFIG_CMD_SF |
| #define CONFIG_CMD_SPI |
| #define CONFIG_CMD_USB |
| #define CONFIG_CMD_BOOTZ |
| #define CONFIG_CMD_I2C |
| |
| /* |
| * Memory configurations |
| */ |
| #define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */ |
| #define PHYS_SDRAM_1 0x40000000 /* Base address */ |
| #define PHYS_SDRAM_1_SIZE 0x40000000 /* Max 1 GB RAM */ |
| #define CONFIG_SYS_MALLOC_LEN 0x00400000 /* 4 MB for malloc */ |
| #define CONFIG_SYS_MEMTEST_START 0x40000000 /* Memtest start adr */ |
| #define CONFIG_SYS_MEMTEST_END 0x40400000 /* 4 MB RAM test */ |
| #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 |
| /* Point initial SP in SRAM so SPL can use it too. */ |
| |
| #define CONFIG_SYS_INIT_RAM_ADDR 0x00000000 |
| #define CONFIG_SYS_INIT_RAM_SIZE (128 * 1024) |
| |
| #define CONFIG_SYS_INIT_SP_OFFSET \ |
| (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
| #define CONFIG_SYS_INIT_SP_ADDR \ |
| (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) |
| |
| /* |
| * We need to sacrifice first 4 bytes of RAM here to avoid triggering some |
| * strange BUG in ROM corrupting first 4 bytes of RAM when loading U-Boot |
| * binary. In case there was more of this mess, 0x100 bytes are skipped. |
| */ |
| #define CONFIG_SYS_TEXT_BASE 0x40000100 |
| |
| #define CONFIG_ENV_OVERWRITE |
| /* |
| * U-Boot general configurations |
| */ |
| #define CONFIG_SYS_LONGHELP |
| #define CONFIG_SYS_PROMPT "MX28EVK U-Boot > " |
| #define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */ |
| #define CONFIG_SYS_PBSIZE \ |
| (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) |
| /* Print buffer size */ |
| #define CONFIG_SYS_MAXARGS 32 /* Max number of command args */ |
| #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE |
| /* Boot argument buffer size */ |
| #define CONFIG_VERSION_VARIABLE /* U-BOOT version */ |
| #define CONFIG_AUTO_COMPLETE /* Command auto complete */ |
| #define CONFIG_CMDLINE_EDITING /* Command history etc */ |
| #define CONFIG_SYS_HUSH_PARSER |
| |
| /* |
| * Serial Driver |
| */ |
| #define CONFIG_PL011_SERIAL |
| #define CONFIG_PL011_CLOCK 24000000 |
| #define CONFIG_PL01x_PORTS { (void *)MXS_UARTDBG_BASE } |
| #define CONFIG_CONS_INDEX 0 |
| #define CONFIG_BAUDRATE 115200 /* Default baud rate */ |
| |
| /* |
| * DMA |
| */ |
| #define CONFIG_APBH_DMA |
| |
| /* |
| * MMC Driver |
| */ |
| #define CONFIG_ENV_IS_IN_MMC |
| #ifdef CONFIG_ENV_IS_IN_MMC |
| #define CONFIG_ENV_OFFSET (256 * 1024) |
| #define CONFIG_ENV_SIZE (16 * 1024) |
| #define CONFIG_SYS_MMC_ENV_DEV 0 |
| #endif |
| #define CONFIG_CMD_SAVEENV |
| #ifdef CONFIG_CMD_MMC |
| #define CONFIG_MMC |
| #define CONFIG_GENERIC_MMC |
| #define CONFIG_MMC_BOUNCE_BUFFER |
| #define CONFIG_MXS_MMC |
| #endif |
| |
| /* |
| * NAND Driver |
| */ |
| #ifdef CONFIG_CMD_NAND |
| #define CONFIG_NAND_MXS |
| #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
| #define CONFIG_SYS_NAND_BASE 0x60000000 |
| #define CONFIG_SYS_NAND_5_ADDR_CYCLE |
| #endif |
| |
| /* |
| * Ethernet on SOC (FEC) |
| */ |
| #ifdef CONFIG_CMD_NET |
| #define CONFIG_NET_MULTI |
| #define CONFIG_ETHPRIME "FEC0" |
| #define CONFIG_FEC_MXC |
| #define CONFIG_FEC_MXC_MULTI |
| #define CONFIG_MII |
| #define CONFIG_FEC_XCV_TYPE RMII |
| #define CONFIG_MX28_FEC_MAC_IN_OCOTP |
| #endif |
| |
| /* |
| * RTC |
| */ |
| #ifdef CONFIG_CMD_DATE |
| #define CONFIG_RTC_MXS |
| #endif |
| |
| /* |
| * USB |
| */ |
| #ifdef CONFIG_CMD_USB |
| #define CONFIG_USB_EHCI |
| #define CONFIG_USB_EHCI_MXS |
| #define CONFIG_EHCI_MXS_PORT 1 |
| #define CONFIG_EHCI_IS_TDI |
| #define CONFIG_USB_STORAGE |
| #endif |
| |
| /* I2C */ |
| #ifdef CONFIG_CMD_I2C |
| #define CONFIG_I2C_MXS |
| #define CONFIG_HARD_I2C |
| #define CONFIG_SYS_I2C_SPEED 400000 |
| #endif |
| |
| /* |
| * SPI |
| */ |
| #ifdef CONFIG_CMD_SPI |
| #define CONFIG_HARD_SPI |
| #define CONFIG_MXS_SPI |
| #define CONFIG_SPI_HALF_DUPLEX |
| #define CONFIG_DEFAULT_SPI_BUS 2 |
| #define CONFIG_DEFAULT_SPI_MODE SPI_MODE_0 |
| |
| /* SPI Flash */ |
| #ifdef CONFIG_CMD_SF |
| #define CONFIG_SPI_FLASH |
| #define CONFIG_SF_DEFAULT_BUS 2 |
| #define CONFIG_SF_DEFAULT_CS 0 |
| /* this may vary and depends on the installed chip */ |
| #define CONFIG_SPI_FLASH_SST |
| #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0 |
| #define CONFIG_SF_DEFAULT_SPEED 24000000 |
| |
| /* (redundant) environemnt in SPI flash */ |
| #undef CONFIG_ENV_IS_IN_SPI_FLASH |
| #ifdef CONFIG_ENV_IS_IN_SPI_FLASH |
| #define CONFIG_SYS_REDUNDAND_ENVIRONMENT |
| #define CONFIG_ENV_SIZE 0x1000 /* 4KB */ |
| #define CONFIG_ENV_OFFSET 0x40000 /* 256K */ |
| #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE) |
| #define CONFIG_ENV_SECT_SIZE 0x1000 |
| #define CONFIG_ENV_SPI_CS 0 |
| #define CONFIG_ENV_SPI_BUS 2 |
| #define CONFIG_ENV_SPI_MAX_HZ 24000000 |
| #define CONFIG_ENV_SPI_MODE SPI_MODE_0 |
| #endif |
| #endif |
| #endif |
| |
| /* |
| * Boot Linux |
| */ |
| #define CONFIG_CMDLINE_TAG |
| #define CONFIG_SETUP_MEMORY_TAGS |
| #define CONFIG_BOOTDELAY 3 |
| #define CONFIG_BOOTFILE "uImage" |
| #define CONFIG_BOOTCOMMAND "run bootcmd_net" |
| #define CONFIG_LOADADDR 0x42000000 |
| #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR |
| #define CONFIG_OF_LIBFDT |
| |
| /* |
| * Extra Environments |
| */ |
| #define CONFIG_EXTRA_ENV_SETTINGS \ |
| "console_fsl=console=ttyAM0" \ |
| "console_mainline=console=ttyAMA0" \ |
| "netargs=setenv bootargs console=${console_mainline}" \ |
| "root=/dev/nfs " \ |
| "ip=dhcp nfsroot=${serverip}:${nfsroot}\0" \ |
| "bootcmd_net=echo Booting from net ...; " \ |
| "run netargs; " \ |
| "dhcp ${uimage}; bootm\0" \ |
| |
| #endif /* __MX28EVK_CONFIG_H__ */ |