board/freescale/p2020ds/p2020ds.c - platform/external/u-boot - Gitiles

 /*
  * Copyright 2007-2010 Freescale Semiconductor, Inc.
  *
  * See file CREDITS for list of people who contributed to this
  * project.
  *
  * This program is free software; you can redistribute it and/or
  * modify it under the terms of the GNU General Public License as
  * published by the Free Software Foundation; either version 2 of
  * the License, or (at your option) any later version.
  *
  * This program is distributed in the hope that it will be useful,
  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
  * GNU General Public License for more details.
  *
  * You should have received a copy of the GNU General Public License
  * along with this program; if not, write to the Free Software
  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  * MA 02111-1307 USA
  */

 #include <common.h>
 #include <command.h>
 #include <pci.h>
 #include <asm/processor.h>
 #include <asm/mmu.h>
 #include <asm/cache.h>
 #include <asm/immap_85xx.h>
 #include <asm/fsl_pci.h>
 #include <asm/fsl_ddr_sdram.h>
 #include <asm/io.h>
 #include <miiphy.h>
 #include <libfdt.h>
 #include <fdt_support.h>
 #include <tsec.h>
 #include <asm/fsl_law.h>
 #include <asm/mp.h>
 #include <netdev.h>

 #include "../common/ngpixis.h"
 #include "../common/sgmii_riser.h"

 DECLARE_GLOBAL_DATA_PTR;

 phys_size_t fixed_sdram(void);

 int checkboard(void)
 {
 	u8 sw;

 	puts("Board: P2020DS ");
 #ifdef CONFIG_PHYS_64BIT
 	puts("(36-bit addrmap) ");
 #endif

 	printf("Sys ID: 0x%02x, Sys Ver: 0x%02x, FPGA Ver: 0x%02x, ",
 		in_8(&pixis->id), in_8(&pixis->arch), in_8(&pixis->scver));

 	sw = in_8(&PIXIS_SW(PIXIS_LBMAP_SWITCH));
 	sw = (sw & PIXIS_LBMAP_MASK) >> PIXIS_LBMAP_SHIFT;

 	if (sw < 0x8)
 		/* The lower two bits are the actual vbank number */
 		printf("vBank: %d\n", sw & 3);
 	else
 		puts("Promjet\n");

 	return 0;
 }

 const char *board_hwconfig = "foo:bar=baz";
 const char *cpu_hwconfig = "foo:bar=baz";

 phys_size_t initdram(int board_type)
 {
 	phys_size_t dram_size = 0;

 	puts("Initializing....");

 #ifdef CONFIG_DDR_SPD
 	dram_size = fsl_ddr_sdram();
 #else
 	dram_size = fixed_sdram();

 	if (set_ddr_laws(CONFIG_SYS_DDR_SDRAM_BASE,
 			 dram_size,
 			 LAW_TRGT_IF_DDR) < 0) {
 		printf("ERROR setting Local Access Windows for DDR\n");
 		return 0;
 	};
 #endif
 	dram_size = setup_ddr_tlbs(dram_size / 0x100000);
 	dram_size *= 0x100000;

 	puts("    DDR: ");
 	return dram_size;
 }

 #if !defined(CONFIG_DDR_SPD)
 /*
  * Fixed sdram init -- doesn't use serial presence detect.
  */

 phys_size_t fixed_sdram(void)
 {
 	volatile ccsr_ddr_t *ddr = (ccsr_ddr_t *)CONFIG_SYS_MPC85xx_DDR_ADDR;
 	uint d_init;

 	ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG;
 	ddr->timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3;
 	ddr->timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0;
 	ddr->sdram_mode = CONFIG_SYS_DDR_MODE_1;
 	ddr->sdram_mode_2 = CONFIG_SYS_DDR_MODE_2;
 	ddr->sdram_md_cntl = CONFIG_SYS_DDR_MODE_CTRL;
 	ddr->sdram_interval = CONFIG_SYS_DDR_INTERVAL;
 	ddr->sdram_data_init = CONFIG_SYS_DDR_DATA_INIT;
 	ddr->sdram_clk_cntl = CONFIG_SYS_DDR_CLK_CTRL;
 	ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL2;
 	ddr->ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL;
 	ddr->ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL;
 	ddr->ddr_cdr1 = CONFIG_SYS_DDR_CDR1;
 	ddr->timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4;
 	ddr->timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5;

 	if (!strcmp("performance", getenv("perf_mode"))) {
 		/* Performance Mode Values */

 		ddr->cs1_config = CONFIG_SYS_DDR_CS1_CONFIG_PERF;
 		ddr->cs0_bnds = CONFIG_SYS_DDR_CS0_BNDS_PERF;
 		ddr->cs1_bnds = CONFIG_SYS_DDR_CS1_BNDS_PERF;
 		ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1_PERF;
 		ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2_PERF;

 		asm("sync;isync");

 		udelay(500);

 		ddr->sdram_cfg = CONFIG_SYS_DDR_CONTROL_PERF;
 	} else {
 		/* Stable Mode Values */

 		ddr->cs1_config = CONFIG_SYS_DDR_CS1_CONFIG;
 		ddr->cs0_bnds = CONFIG_SYS_DDR_CS0_BNDS;
 		ddr->cs1_bnds = CONFIG_SYS_DDR_CS1_BNDS;
 		ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1;
 		ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2;

 		/* ECC will be assumed in stable mode */
 		ddr->err_int_en = CONFIG_SYS_DDR_ERR_INT_EN;
 		ddr->err_disable = CONFIG_SYS_DDR_ERR_DIS;
 		ddr->err_sbe = CONFIG_SYS_DDR_SBE;

 		asm("sync;isync");

 		udelay(500);

 		ddr->sdram_cfg = CONFIG_SYS_DDR_CONTROL;
 	}

 #if defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
 	d_init = 1;
 	debug("DDR - 1st controller: memory initializing\n");
 	/*
 	 * Poll until memory is initialized.
 	 * 512 Meg at 400 might hit this 200 times or so.
 	 */
 	while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0)
 		udelay(1000);
 	debug("DDR: memory initialized\n\n");
 	asm("sync; isync");
 	udelay(500);
 #endif

 	return CONFIG_SYS_SDRAM_SIZE * 1024 * 1024;
 }

 #endif

 #ifdef CONFIG_PCIE1
 static struct pci_controller pcie1_hose;
 #endif

 #ifdef CONFIG_PCIE2
 static struct pci_controller pcie2_hose;
 #endif

 #ifdef CONFIG_PCIE3
 static struct pci_controller pcie3_hose;
 #endif

 #ifdef CONFIG_PCI
 void pci_init_board(void)
 {
 	volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
 	struct fsl_pci_info pci_info[3];
 	u32 devdisr, pordevsr, io_sel;
 	int first_free_busno = 0;
 	int num = 0;

 	int pcie_ep, pcie_configured;

 	devdisr = in_be32(&gur->devdisr);
 	pordevsr = in_be32(&gur->pordevsr);
 	io_sel = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >> 19;

 	debug ("   pci_init_board: devdisr=%x, io_sel=%x\n", devdisr, io_sel);

 	if (!(pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS))
 		printf("eTSEC2 is in sgmii mode.\n");
 	if (!(pordevsr & MPC85xx_PORDEVSR_SGMII3_DIS))
 		printf("eTSEC3 is in sgmii mode.\n");

 	puts("\n");
 #ifdef CONFIG_PCIE2
 	pcie_configured = is_fsl_pci_cfg(LAW_TRGT_IF_PCIE_2, io_sel);

 	if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE2)) {
 		SET_STD_PCIE_INFO(pci_info[num], 2);
 		pcie_ep = fsl_setup_hose(&pcie2_hose, pci_info[num].regs);
 		printf("PCIE2: connected to ULI as %s (base addr %lx)\n",
 			pcie_ep ? "Endpoint" : "Root Complex",
 			pci_info[num].regs);
 		first_free_busno = fsl_pci_init_port(&pci_info[num++],
 					&pcie2_hose, first_free_busno);

 		/*
 		 * The workaround doesn't work on p2020 because the location
 		 * we try and read isn't valid on p2020, fix this later
 		 */
 #if 0
 		/*
 		 * Activate ULI1575 legacy chip by performing a fake
 		 * memory access.  Needed to make ULI RTC work.
 		 * Device 1d has the first on-board memory BAR.
 		 */

 		pci_hose_read_config_dword(hose, PCI_BDF(2, 0x1d, 0),
 				PCI_BASE_ADDRESS_1, &temp32);
 		if (temp32 >= CONFIG_SYS_PCIE3_MEM_BUS) {
 			void *p = pci_mem_to_virt(PCI_BDF(2, 0x1d, 0),
 							temp32, 4, 0);
 			debug(" uli1575 read to %p\n", p);
 			in_be32(p);
 		}
 #endif
 	} else {
 		printf("PCIE2: disabled\n");
 	}
 	puts("\n");
 #else
 	setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCIE2); /* disable */
 #endif

 #ifdef CONFIG_PCIE3
 	pcie_configured = is_fsl_pci_cfg(LAW_TRGT_IF_PCIE_3, io_sel);

 	if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE3)) {
 		SET_STD_PCIE_INFO(pci_info[num], 3);
 		pcie_ep = fsl_setup_hose(&pcie3_hose, pci_info[num].regs);
 		printf("PCIE3: connected to Slot 1 as %s (base addr %lx)\n",
 			pcie_ep ? "Endpoint" : "Root Complex",
 			pci_info[num].regs);
 		first_free_busno = fsl_pci_init_port(&pci_info[num++],
 					&pcie3_hose, first_free_busno);
 	} else {
 		printf("PCIE3: disabled\n");
 	}
 	puts("\n");
 #else
 	setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCIE3); /* disable */
 #endif

 #ifdef CONFIG_PCIE1
 	pcie_configured = is_fsl_pci_cfg(LAW_TRGT_IF_PCIE_1, io_sel);

 	if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE)) {
 		SET_STD_PCIE_INFO(pci_info[num], 1);
 		pcie_ep = fsl_setup_hose(&pcie1_hose, pci_info[num].regs);
 		printf("PCIE1: connected to Slot 2 as %s (base addr %lx)\n",
 			pcie_ep ? "Endpoint" : "Root Complex",
 			pci_info[num].regs);
 		first_free_busno = fsl_pci_init_port(&pci_info[num++],
 					&pcie1_hose, first_free_busno);
 	} else {
 		printf("PCIE1: disabled\n");
 	}
 	puts("\n");
 #else
 	setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCIE); /* disable */
 #endif
 }
 #endif

 int board_early_init_r(void)
 {
 	const unsigned int flashbase = CONFIG_SYS_FLASH_BASE;
 	const u8 flash_esel = find_tlb_idx((void *)flashbase, 1);

 	/*
 	 * Remap Boot flash + PROMJET region to caching-inhibited
 	 * so that flash can be erased properly.
 	 */

 	/* Flush d-cache and invalidate i-cache of any FLASH data */
 	flush_dcache();
 	invalidate_icache();

 	/* invalidate existing TLB entry for flash + promjet */
 	disable_tlb(flash_esel);

 	set_tlb(1, flashbase, CONFIG_SYS_FLASH_BASE_PHYS,
 			MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
 			0, flash_esel, BOOKE_PAGESZ_256M, 1);

 	return 0;
 }

 #ifdef CONFIG_TSEC_ENET
 int board_eth_init(bd_t *bis)
 {
 	struct tsec_info_struct tsec_info[4];
 	volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
 	int num = 0;

 #ifdef CONFIG_TSEC1
 	SET_STD_TSEC_INFO(tsec_info[num], 1);
 	num++;
 #endif
 #ifdef CONFIG_TSEC2
 	SET_STD_TSEC_INFO(tsec_info[num], 2);
 	if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS))
 		tsec_info[num].flags |= TSEC_SGMII;
 	num++;
 #endif
 #ifdef CONFIG_TSEC3
 	SET_STD_TSEC_INFO(tsec_info[num], 3);
 	if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII3_DIS))
 		tsec_info[num].flags |= TSEC_SGMII;
 	num++;
 #endif

 	if (!num) {
 		printf("No TSECs initialized\n");

 		return 0;
 	}

 #ifdef CONFIG_FSL_SGMII_RISER
 	fsl_sgmii_riser_init(tsec_info, num);
 #endif

 	tsec_eth_init(bis, tsec_info, num);

 	return pci_eth_init(bis);
 }
 #endif

 #if defined(CONFIG_OF_BOARD_SETUP)
 void ft_board_setup(void *blob, bd_t *bd)
 {
 	phys_addr_t base;
 	phys_size_t size;

 	ft_cpu_setup(blob, bd);

 	base = getenv_bootm_low();
 	size = getenv_bootm_size();

 	fdt_fixup_memory(blob, (u64)base, (u64)size);

 	FT_FSL_PCI_SETUP;

 #ifdef CONFIG_FSL_SGMII_RISER
 	fsl_sgmii_riser_fdt_fixup(blob);
 #endif
 }
 #endif

 #ifdef CONFIG_MP
 void board_lmb_reserve(struct lmb *lmb)
 {
 	cpu_mp_lmb_reserve(lmb);
 }
 #endif
	/*
	* Copyright 2007-2010 Freescale Semiconductor, Inc.
	*
	* See file CREDITS for list of people who contributed to this
	* project.
	*
	* This program is free software; you can redistribute it and/or
	* modify it under the terms of the GNU General Public License as
	* published by the Free Software Foundation; either version 2 of
	* the License, or (at your option) any later version.
	*
	* This program is distributed in the hope that it will be useful,
	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	* GNU General Public License for more details.
	*
	* You should have received a copy of the GNU General Public License
	* along with this program; if not, write to the Free Software
	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	* MA 02111-1307 USA
	*/

	#include <common.h>
	#include <command.h>
	#include <pci.h>
	#include <asm/processor.h>
	#include <asm/mmu.h>
	#include <asm/cache.h>
	#include <asm/immap_85xx.h>
	#include <asm/fsl_pci.h>
	#include <asm/fsl_ddr_sdram.h>
	#include <asm/io.h>
	#include <miiphy.h>
	#include <libfdt.h>
	#include <fdt_support.h>
	#include <tsec.h>
	#include <asm/fsl_law.h>
	#include <asm/mp.h>
	#include <netdev.h>

	#include "../common/ngpixis.h"
	#include "../common/sgmii_riser.h"

	DECLARE_GLOBAL_DATA_PTR;

	phys_size_t fixed_sdram(void);

	int checkboard(void)
	{
	u8 sw;

	puts("Board: P2020DS ");
	#ifdef CONFIG_PHYS_64BIT
	puts("(36-bit addrmap) ");
	#endif

	printf("Sys ID: 0x%02x, Sys Ver: 0x%02x, FPGA Ver: 0x%02x, ",
	in_8(&pixis->id), in_8(&pixis->arch), in_8(&pixis->scver));

	sw = in_8(&PIXIS_SW(PIXIS_LBMAP_SWITCH));
	sw = (sw & PIXIS_LBMAP_MASK) >> PIXIS_LBMAP_SHIFT;

	if (sw < 0x8)
	/* The lower two bits are the actual vbank number */
	printf("vBank: %d\n", sw & 3);
	else
	puts("Promjet\n");

	return 0;
	}

	const char *board_hwconfig = "foo:bar=baz";
	const char *cpu_hwconfig = "foo:bar=baz";

	phys_size_t initdram(int board_type)
	{
	phys_size_t dram_size = 0;

	puts("Initializing....");

	#ifdef CONFIG_DDR_SPD
	dram_size = fsl_ddr_sdram();
	#else
	dram_size = fixed_sdram();

	if (set_ddr_laws(CONFIG_SYS_DDR_SDRAM_BASE,
	dram_size,
	LAW_TRGT_IF_DDR) < 0) {
	printf("ERROR setting Local Access Windows for DDR\n");
	return 0;
	};
	#endif
	dram_size = setup_ddr_tlbs(dram_size / 0x100000);
	dram_size *= 0x100000;

	puts(" DDR: ");
	return dram_size;
	}

	#if !defined(CONFIG_DDR_SPD)
	/*
	* Fixed sdram init -- doesn't use serial presence detect.
	*/

	phys_size_t fixed_sdram(void)
	{
	volatile ccsr_ddr_t ddr = (ccsr_ddr_t )CONFIG_SYS_MPC85xx_DDR_ADDR;
	uint d_init;

	ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG;
	ddr->timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3;
	ddr->timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0;
	ddr->sdram_mode = CONFIG_SYS_DDR_MODE_1;
	ddr->sdram_mode_2 = CONFIG_SYS_DDR_MODE_2;
	ddr->sdram_md_cntl = CONFIG_SYS_DDR_MODE_CTRL;
	ddr->sdram_interval = CONFIG_SYS_DDR_INTERVAL;
	ddr->sdram_data_init = CONFIG_SYS_DDR_DATA_INIT;
	ddr->sdram_clk_cntl = CONFIG_SYS_DDR_CLK_CTRL;
	ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL2;
	ddr->ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CNTL;
	ddr->ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CNTL;
	ddr->ddr_cdr1 = CONFIG_SYS_DDR_CDR1;
	ddr->timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4;
	ddr->timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5;

	if (!strcmp("performance", getenv("perf_mode"))) {
	/* Performance Mode Values */

	ddr->cs1_config = CONFIG_SYS_DDR_CS1_CONFIG_PERF;
	ddr->cs0_bnds = CONFIG_SYS_DDR_CS0_BNDS_PERF;
	ddr->cs1_bnds = CONFIG_SYS_DDR_CS1_BNDS_PERF;
	ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1_PERF;
	ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2_PERF;

	asm("sync;isync");

	udelay(500);

	ddr->sdram_cfg = CONFIG_SYS_DDR_CONTROL_PERF;
	} else {
	/* Stable Mode Values */

	ddr->cs1_config = CONFIG_SYS_DDR_CS1_CONFIG;
	ddr->cs0_bnds = CONFIG_SYS_DDR_CS0_BNDS;
	ddr->cs1_bnds = CONFIG_SYS_DDR_CS1_BNDS;
	ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1;
	ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2;

	/* ECC will be assumed in stable mode */
	ddr->err_int_en = CONFIG_SYS_DDR_ERR_INT_EN;
	ddr->err_disable = CONFIG_SYS_DDR_ERR_DIS;
	ddr->err_sbe = CONFIG_SYS_DDR_SBE;

	asm("sync;isync");

	udelay(500);

	ddr->sdram_cfg = CONFIG_SYS_DDR_CONTROL;
	}

	#if defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
	d_init = 1;
	debug("DDR - 1st controller: memory initializing\n");
	/*
	* Poll until memory is initialized.
	* 512 Meg at 400 might hit this 200 times or so.
	*/
	while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0)
	udelay(1000);
	debug("DDR: memory initialized\n\n");
	asm("sync; isync");
	udelay(500);
	#endif

	return CONFIG_SYS_SDRAM_SIZE * 1024 * 1024;
	}

	#endif

	#ifdef CONFIG_PCIE1
	static struct pci_controller pcie1_hose;
	#endif

	#ifdef CONFIG_PCIE2
	static struct pci_controller pcie2_hose;
	#endif

	#ifdef CONFIG_PCIE3
	static struct pci_controller pcie3_hose;
	#endif

	#ifdef CONFIG_PCI
	void pci_init_board(void)
	{
	volatile ccsr_gur_t gur = (void )(CONFIG_SYS_MPC85xx_GUTS_ADDR);
	struct fsl_pci_info pci_info[3];
	u32 devdisr, pordevsr, io_sel;
	int first_free_busno = 0;
	int num = 0;

	int pcie_ep, pcie_configured;

	devdisr = in_be32(&gur->devdisr);
	pordevsr = in_be32(&gur->pordevsr);
	io_sel = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >> 19;

	debug (" pci_init_board: devdisr=%x, io_sel=%x\n", devdisr, io_sel);

	if (!(pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS))
	printf("eTSEC2 is in sgmii mode.\n");
	if (!(pordevsr & MPC85xx_PORDEVSR_SGMII3_DIS))
	printf("eTSEC3 is in sgmii mode.\n");

	puts("\n");
	#ifdef CONFIG_PCIE2
	pcie_configured = is_fsl_pci_cfg(LAW_TRGT_IF_PCIE_2, io_sel);

	if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE2)) {
	SET_STD_PCIE_INFO(pci_info[num], 2);
	pcie_ep = fsl_setup_hose(&pcie2_hose, pci_info[num].regs);
	printf("PCIE2: connected to ULI as %s (base addr %lx)\n",
	pcie_ep ? "Endpoint" : "Root Complex",
	pci_info[num].regs);
	first_free_busno = fsl_pci_init_port(&pci_info[num++],
	&pcie2_hose, first_free_busno);

	/*
	* The workaround doesn't work on p2020 because the location
	* we try and read isn't valid on p2020, fix this later
	*/
	#if 0
	/*
	* Activate ULI1575 legacy chip by performing a fake
	* memory access. Needed to make ULI RTC work.
	* Device 1d has the first on-board memory BAR.
	*/

	pci_hose_read_config_dword(hose, PCI_BDF(2, 0x1d, 0),
	PCI_BASE_ADDRESS_1, &temp32);
	if (temp32 >= CONFIG_SYS_PCIE3_MEM_BUS) {
	void *p = pci_mem_to_virt(PCI_BDF(2, 0x1d, 0),
	temp32, 4, 0);
	debug(" uli1575 read to %p\n", p);
	in_be32(p);
	}
	#endif
	} else {
	printf("PCIE2: disabled\n");
	}
	puts("\n");
	#else
	setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCIE2); /* disable */
	#endif

	#ifdef CONFIG_PCIE3
	pcie_configured = is_fsl_pci_cfg(LAW_TRGT_IF_PCIE_3, io_sel);

	if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE3)) {
	SET_STD_PCIE_INFO(pci_info[num], 3);
	pcie_ep = fsl_setup_hose(&pcie3_hose, pci_info[num].regs);
	printf("PCIE3: connected to Slot 1 as %s (base addr %lx)\n",
	pcie_ep ? "Endpoint" : "Root Complex",
	pci_info[num].regs);
	first_free_busno = fsl_pci_init_port(&pci_info[num++],
	&pcie3_hose, first_free_busno);
	} else {
	printf("PCIE3: disabled\n");
	}
	puts("\n");
	#else
	setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCIE3); /* disable */
	#endif

	#ifdef CONFIG_PCIE1
	pcie_configured = is_fsl_pci_cfg(LAW_TRGT_IF_PCIE_1, io_sel);

	if (pcie_configured && !(devdisr & MPC85xx_DEVDISR_PCIE)) {
	SET_STD_PCIE_INFO(pci_info[num], 1);
	pcie_ep = fsl_setup_hose(&pcie1_hose, pci_info[num].regs);
	printf("PCIE1: connected to Slot 2 as %s (base addr %lx)\n",
	pcie_ep ? "Endpoint" : "Root Complex",
	pci_info[num].regs);
	first_free_busno = fsl_pci_init_port(&pci_info[num++],
	&pcie1_hose, first_free_busno);
	} else {
	printf("PCIE1: disabled\n");
	}
	puts("\n");
	#else
	setbits_be32(&gur->devdisr, MPC85xx_DEVDISR_PCIE); /* disable */
	#endif
	}
	#endif

	int board_early_init_r(void)
	{
	const unsigned int flashbase = CONFIG_SYS_FLASH_BASE;
	const u8 flash_esel = find_tlb_idx((void *)flashbase, 1);

	/*
	* Remap Boot flash + PROMJET region to caching-inhibited
	* so that flash can be erased properly.
	*/

	/* Flush d-cache and invalidate i-cache of any FLASH data */
	flush_dcache();
	invalidate_icache();

	/* invalidate existing TLB entry for flash + promjet */
	disable_tlb(flash_esel);

	set_tlb(1, flashbase, CONFIG_SYS_FLASH_BASE_PHYS,
	MAS3_SX\|MAS3_SW\|MAS3_SR, MAS2_I\|MAS2_G,
	0, flash_esel, BOOKE_PAGESZ_256M, 1);

	return 0;
	}

	#ifdef CONFIG_TSEC_ENET
	int board_eth_init(bd_t *bis)
	{
	struct tsec_info_struct tsec_info[4];
	volatile ccsr_gur_t gur = (void )(CONFIG_SYS_MPC85xx_GUTS_ADDR);
	int num = 0;

	#ifdef CONFIG_TSEC1
	SET_STD_TSEC_INFO(tsec_info[num], 1);
	num++;
	#endif
	#ifdef CONFIG_TSEC2
	SET_STD_TSEC_INFO(tsec_info[num], 2);
	if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII2_DIS))
	tsec_info[num].flags \|= TSEC_SGMII;
	num++;
	#endif
	#ifdef CONFIG_TSEC3
	SET_STD_TSEC_INFO(tsec_info[num], 3);
	if (!(gur->pordevsr & MPC85xx_PORDEVSR_SGMII3_DIS))
	tsec_info[num].flags \|= TSEC_SGMII;
	num++;
	#endif

	if (!num) {
	printf("No TSECs initialized\n");

	return 0;
	}

	#ifdef CONFIG_FSL_SGMII_RISER
	fsl_sgmii_riser_init(tsec_info, num);
	#endif

	tsec_eth_init(bis, tsec_info, num);

	return pci_eth_init(bis);
	}
	#endif

	#if defined(CONFIG_OF_BOARD_SETUP)
	void ft_board_setup(void blob, bd_t bd)
	{
	phys_addr_t base;
	phys_size_t size;

	ft_cpu_setup(blob, bd);

	base = getenv_bootm_low();
	size = getenv_bootm_size();

	fdt_fixup_memory(blob, (u64)base, (u64)size);

	FT_FSL_PCI_SETUP;

	#ifdef CONFIG_FSL_SGMII_RISER
	fsl_sgmii_riser_fdt_fixup(blob);
	#endif
	}
	#endif

	#ifdef CONFIG_MP
	void board_lmb_reserve(struct lmb *lmb)
	{
	cpu_mp_lmb_reserve(lmb);
	}
	#endif