| /* |
| * Copyright (C) 2004-2007 Freescale Semiconductor, Inc. |
| * Hayden Fraser (Hayden.Fraser@freescale.com) |
| * |
| * SPDX-License-Identifier: GPL-2.0+ |
| */ |
| |
| #ifndef _M5253EVBE_H |
| #define _M5253EVBE_H |
| |
| #define CONFIG_MCFTMR |
| |
| #define CONFIG_MCFUART |
| #define CONFIG_SYS_UART_PORT (0) |
| |
| #undef CONFIG_WATCHDOG /* disable watchdog */ |
| |
| |
| /* Configuration for environment |
| * Environment is embedded in u-boot in the second sector of the flash |
| */ |
| #ifndef CONFIG_MONITOR_IS_IN_RAM |
| #define CONFIG_ENV_OFFSET 0x4000 |
| #define CONFIG_ENV_SECT_SIZE 0x2000 |
| #else |
| #define CONFIG_ENV_ADDR 0xffe04000 |
| #define CONFIG_ENV_SECT_SIZE 0x2000 |
| #endif |
| |
| #define LDS_BOARD_TEXT \ |
| . = DEFINED(env_offset) ? env_offset : .; \ |
| env/embedded.o(.text) |
| |
| /* |
| * BOOTP options |
| */ |
| #undef CONFIG_BOOTP_BOOTFILESIZE |
| |
| /* |
| * Command line configuration. |
| */ |
| |
| /* ATA */ |
| #define CONFIG_IDE_RESET 1 |
| #define CONFIG_IDE_PREINIT 1 |
| #define CONFIG_ATAPI |
| #undef CONFIG_LBA48 |
| |
| #define CONFIG_SYS_IDE_MAXBUS 1 |
| #define CONFIG_SYS_IDE_MAXDEVICE 2 |
| |
| #define CONFIG_SYS_ATA_BASE_ADDR (CONFIG_SYS_MBAR2 + 0x800) |
| #define CONFIG_SYS_ATA_IDE0_OFFSET 0 |
| |
| #define CONFIG_SYS_ATA_DATA_OFFSET 0xA0 /* Offset for data I/O */ |
| #define CONFIG_SYS_ATA_REG_OFFSET 0xA0 /* Offset for normal register accesses */ |
| #define CONFIG_SYS_ATA_ALT_OFFSET 0xC0 /* Offset for alternate registers */ |
| #define CONFIG_SYS_ATA_STRIDE 4 /* Interval between registers */ |
| |
| #define CONFIG_SYS_LOAD_ADDR 0x00100000 |
| |
| #define CONFIG_SYS_MEMTEST_START 0x400 |
| #define CONFIG_SYS_MEMTEST_END 0x380000 |
| |
| #undef CONFIG_SYS_PLL_BYPASS /* bypass PLL for test purpose */ |
| #define CONFIG_SYS_FAST_CLK |
| #ifdef CONFIG_SYS_FAST_CLK |
| # define CONFIG_SYS_PLLCR 0x1243E054 |
| # define CONFIG_SYS_CLK 140000000 |
| #else |
| # define CONFIG_SYS_PLLCR 0x135a4140 |
| # define CONFIG_SYS_CLK 70000000 |
| #endif |
| |
| /* |
| * Low Level Configuration Settings |
| * (address mappings, register initial values, etc.) |
| * You should know what you are doing if you make changes here. |
| */ |
| |
| #define CONFIG_SYS_MBAR 0x10000000 /* Register Base Addrs */ |
| #define CONFIG_SYS_MBAR2 0x80000000 /* Module Base Addrs 2 */ |
| |
| /* |
| * Definitions for initial stack pointer and data area (in DPRAM) |
| */ |
| #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000 |
| #define CONFIG_SYS_INIT_RAM_SIZE 0x10000 /* Size of used area in internal SRAM */ |
| #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
| #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
| |
| /* |
| * Start addresses for the final memory configuration |
| * (Set up by the startup code) |
| * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
| */ |
| #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
| #define CONFIG_SYS_SDRAM_SIZE 8 /* SDRAM size in MB */ |
| |
| #ifdef CONFIG_MONITOR_IS_IN_RAM |
| #define CONFIG_SYS_MONITOR_BASE 0x20000 |
| #else |
| #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400) |
| #endif |
| |
| #define CONFIG_SYS_MONITOR_LEN 0x40000 |
| #define CONFIG_SYS_MALLOC_LEN (256 << 10) |
| #define CONFIG_SYS_BOOTPARAMS_LEN (64*1024) |
| |
| /* |
| * For booting Linux, the board info and command line data |
| * have to be in the first 8 MB of memory, since this is |
| * the maximum mapped by the Linux kernel during initialization ?? |
| */ |
| #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20)) |
| #define CONFIG_SYS_BOOTM_LEN (CONFIG_SYS_SDRAM_SIZE << 20) |
| |
| /* FLASH organization */ |
| #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE |
| #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
| #define CONFIG_SYS_MAX_FLASH_SECT 35 /* max number of sectors on one chip */ |
| #define CONFIG_SYS_FLASH_ERASE_TOUT 1000 |
| |
| #define CONFIG_SYS_FLASH_CFI 1 |
| #define CONFIG_FLASH_CFI_DRIVER 1 |
| #define CONFIG_SYS_FLASH_SIZE 0x200000 |
| #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT |
| |
| /* Cache Configuration */ |
| #define CONFIG_SYS_CACHELINE_SIZE 16 |
| |
| #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
| CONFIG_SYS_INIT_RAM_SIZE - 8) |
| #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
| CONFIG_SYS_INIT_RAM_SIZE - 4) |
| #define CONFIG_SYS_ICACHE_INV (CF_CACR_DCM) |
| #define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_FLASH_BASE | \ |
| CF_ADDRMASK(2) | \ |
| CF_ACR_EN | CF_ACR_SM_ALL) |
| #define CONFIG_SYS_CACHE_ACR1 (CONFIG_SYS_SDRAM_BASE | \ |
| CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \ |
| CF_ACR_EN | CF_ACR_SM_ALL) |
| #define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CEIB | \ |
| CF_CACR_DBWE) |
| |
| /* Port configuration */ |
| #define CONFIG_SYS_FECI2C 0xF0 |
| |
| #define CONFIG_SYS_CS0_BASE 0xFFE00000 |
| #define CONFIG_SYS_CS0_MASK 0x001F0021 |
| #define CONFIG_SYS_CS0_CTRL 0x00001D80 |
| |
| /*----------------------------------------------------------------------- |
| * Port configuration |
| */ |
| #define CONFIG_SYS_GPIO_FUNC 0x00000008 /* Set gpio pins: none */ |
| #define CONFIG_SYS_GPIO1_FUNC 0x00df00f0 /* 36-39(SWITCH),48-52(FPGAs),54 */ |
| #define CONFIG_SYS_GPIO_EN 0x00000008 /* Set gpio output enable */ |
| #define CONFIG_SYS_GPIO1_EN 0x00c70000 /* Set gpio output enable */ |
| #define CONFIG_SYS_GPIO_OUT 0x00000008 /* Set outputs to default state */ |
| #define CONFIG_SYS_GPIO1_OUT 0x00c70000 /* Set outputs to default state */ |
| #define CONFIG_SYS_GPIO1_LED 0x00400000 /* user led */ |
| |
| #endif /* _M5253EVB_H */ |